• 제목/요약/키워드: low power mode

검색결과 1,107건 처리시간 0.025초

Direct Single-stage Power Converter with Power Factor Improvement for Switched Mode Power Supply

  • Kalpana, R.;Singh, Bhim;Bhuvaneswari, G.
    • Journal of Electrical Engineering and Technology
    • /
    • 제5권3호
    • /
    • pp.468-476
    • /
    • 2010
  • This paper presents a direct single-stage power converter using single-phase isolated full-bridge converter modules, with inherent power factor correction (PFC) for a 12 kW switched mode power supply (SMPS). The advantages of the proposed converter are its simple control strategy, reduction in number of conversion stage, low input line current harmonics, and improvement in power factor. Analysis of the single-stage converter is carried out in continuous conduction mode of operation. Steady-state analysis of the proposed converter is conducted to obtain converter parameters. A systematic design procedure is also presented for a 12k W converter with a design example. The effect of load variation on SMPS is also studied in order to demonstrate the effectiveness of the proposed converter for the complete range of load conditions. A set of power quality indices on input ac mains for an SMPS fed from a single-stage converter is also presented for easy comparison of their performance.

고전력밀도 AC/DC 어댑터의 설계 (Design of High Power Density AC/DC Adapter)

  • 이준영
    • 전력전자학회논문지
    • /
    • 제15권4호
    • /
    • pp.259-265
    • /
    • 2010
  • 본 논문에서는 더 높은 에너지 효율을 요구하는 전자 기기들의 사용에 따른 고전력 밀도 AC/DC 어댑터의 구조를 제안한다. PFC (Power Factor Corrector) topology는 BCM (Boundary Conduction Mode)제어 방식을 적용한 Boost topology를 기본으로 하였으며, DC/DC topology는 주파수제어를 적용한 LLC 공진 컨버터를기본으로 하였다. 이는 반도체 소자 및 마그네틱 소자의 크기를 줄이는데 용이하다. 85W급 AC/DC adapter (18.5V/4.6A)를 설계하여 실험한 결과 $90V_{rms}$의 입력전압에서 90%의 효율과 $36W/in^3$의 전력밀도가 측정되었고 무부하시 전력 손실은 0.5W를 달성하였다.

FMEA를 활용한 재제조 파워스티어링 오일펌프 시험법에 대한 최적화 연구 (The Optimization Study on the Test Method of Remanufactured Power Steering Oil Pump by Using FMEA)

  • 서영교;정도현;유상석;나완용
    • 한국자동차공학회논문집
    • /
    • 제24권1호
    • /
    • pp.90-98
    • /
    • 2016
  • Currently government certified test method for an automobile remanufactured products is insufficient. Thus many automotive parts in the remanufacturing market are lacking proper evaluation criteria and production of defective products are causing customer dissatisfaction. In this paper a power steering oil pump, which requires stringent manufacturing standards, is studied by the failure mode and effect analysis approach. The research suggested that the test criteria such as discharge flow characteristic test, tightness test, pulley run-out test, pressure switch operation test, low temperature test and rotation pressure durability test should be performed to evaluate the reliability of remanufactured power steering oil pumps. As a result of tests, the performance of remanufactured power steering oil pump satisfied the evaluation criteria of pressure switch operation test and low temperature test. However, the remanufactured power steering oil pump failed to satisfy the evaluation criteria on discharge performance test, tightness test and pulley run-out test. These performance evaluation tests proved the necessity of standard process for the remanufactured power steering oil pump.

A 3V-30MHz Analog CMOS Current-Mode Digitally Bandwidth Programmable Integrator

  • Yoon, Kwang-Sub;Hyun, Jai-Sop
    • Journal of Electrical Engineering and information Science
    • /
    • 제2권4호
    • /
    • pp.14-18
    • /
    • 1997
  • A design methodology of the analog current-mode and width programmable integrator for a low voltage (3V) and low power application is developed and the integrator designed by this method is successfully fabricated by the 0.8$\mu\textrm{m}$ CMOS n-well single poly/double metal standard digital process. The integrator occupies the active chip area of 0.3$\textrm{mm}^2$. The experimental result illustrates a low power dissipation (1.0mW∼3.55 mW), 65dB of the dynamic range, and digitally and width programmability (10MHz∼30MHz) with an external digital 4 bit.

  • PDF

Embedded 기술을 이용한 COS MEMS 시스템 설계 (COS MEMS System Design with Embedded Technology)

  • Hong, Seon Hack;Lee, Seong June;Park, Hyo Jun
    • KEPCO Journal on Electric Power and Energy
    • /
    • 제6권4호
    • /
    • pp.405-411
    • /
    • 2020
  • In this paper, we designed the COS MEMS system for sensing the falling detection and explosive noise of fuse link in COS (Cut Out Switch) installing on the power distribution. This system analyzed the failure characteristics and an instantaneous breakdown of power distribution. Therefore, our system strengths the industrial competence and guaranties the stable power supply. In this paper, we applied BLE (Bluetooth Low Energy) technology which is suitable protocol for low data rate, low power consumption and low-cost sensor applications. We experimented with LSM6DSOX which is system-in-module featuring 3 axis digital accelerometer and gyroscope boosting in high-performance mode and enabling always-on low-power features for an optimal motion for the COS fuse holder. Also, we used the MP34DT05-A for gathering an ultra-compact, low power, omnidirectional, digital MEMS microphone built with a capacitive sensing element and an IC interface. The proposed COS MEMS system is developed based on nRF52 SoC (System on Chip), and contained a 3-axis digital accelerometer, a digital microphone, and a SD card. In this paper of experiment steps, we analyzed the performance of COS MEMS system with gathering the accelerometer raw data and the PDM (Pulse Data Modulation) data of MEMS microphone for broadcasting the failure of COS status.

능동 클램프 모드로 동작하는 단일 전력 AC/DC 컨버터에 의한 역률개선 (Power Factor with Single Power Stage AC/DC Converter Operated in Active-Clamp Mode)

  • 윤신용;백수현;김용;김철진;어창진
    • 대한전기학회논문지:전기기기및에너지변환시스템부문B
    • /
    • 제50권8호
    • /
    • pp.392-401
    • /
    • 2001
  • This paper presents the single-stage high power factor AC to DC converter operated in active-clamp mode. The proposed converter is added active-clamping circuit to boost-flyback single-stage power factor corrected power supply. The active-clamping circuit limits voltage spikes, recycles the energy trapped in the leakage inductance, and provides a mechanism for achieving soft switching of the electronic switches to reduce the switching loss. The auxiliary switch of active-clamping circuit uses the same control and driver circuit as the main switch to reduce the additional cost and size. To verify the performance of the proposed converter, a 100W converter has been designed. The proposed converter gives good power factor correction, low line current harmonic distortions, and tight output voltage regulation, as used unity power factor.

  • PDF

Bridgeless Buck PFC Rectifier with Improved Power Factor

  • Malekanehrad, Mahdi;Adib, Ehsan
    • Journal of Power Electronics
    • /
    • 제18권2호
    • /
    • pp.323-331
    • /
    • 2018
  • Buck power factor correction (PFC) converters, compared with conventional boost PFC converters, exhibit high efficiency performance in the entire range of universal line voltage. This feature has gotten more attention for eliminating the zero crossing dead angle of buck PFC rectifiers. Furthermore, bridgeless structures for the reduction of conduction losses have been proposed. The aim of this paper is to introduce a single-phase buck rectifier that simultaneously has unity power factor (PF) and bridgeless structure while operating in the continuous conduction mode (CCM). For this purpose, two auxiliary flyback converters without any active switches are applied to a bridgeless buck rectifier to eliminate the zero crossing dead angle and achieve unity power factor, low total harmonic distortion (THD) and high efficiency. The operation and design considerations of the proposed rectifier are verified on a 150W, 48V prototype using a conventional peak-current-mode control. The measurement results show that the proposed rectifier has nearly unity power factor, THD less than 7% and high efficiency.

Effects of Electrostatic Discharge Stress on Current-Voltage and Reverse Recovery Time of Fast Power Diode

  • Bouangeune, Daoheung;Choi, Sang-Sik;Cho, Deok-Ho;Shim, Kyu-Hwan;Chang, Sung-Yong;Leem, See-Jong;Choi, Chel-Jong
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제14권4호
    • /
    • pp.495-502
    • /
    • 2014
  • Fast recovery diodes (FRDs) were developed using the $p^{{+}{+}}/n^-/n^{{+}{+}}$ epitaxial layers grown by low temperature epitaxy technology. We investigated the effect of electrostatic discharge (ESD) stresses on their electrical and switching properties using current-voltage (I-V) and reverse recovery time analyses. The FRDs presented a high breakdown voltage, >450 V, and a low reverse leakage current, < $10^{-9}$ A. From the temperature dependence of thermal activation energy, the reverse leakage current was dominated by thermal generation-recombination and diffusion, respectively, at low and high temperature regions. By virtue of the abrupt junction and the Pt drive-in for the controlling of carrier lifetime, the soft reverse recovery behavior could be obtained along with a well-controlled reverse recovery time of 21.12 ns. The FRDs exhibited excellent ESD robustness with negligible degradations in the I-V and the reverse recovery characteristics up to ${\pm}5.5$ kV of HBM and ${\pm}3.5$ kV of IEC61000-4-2 shocks. Likewise, transmission line pulse (TLP) analysis reveals that the FRDs can handle the maximum peak pulse current, $I_{pp,max}$, up to 30 A in the forward mode and down to - 24 A in the reverse mode. The robust ESD property can improve the long term reliability of various power applications such as automobile and switching mode power supply.

Green-Power 스위치와 DT-CMOS Error Amplifier를 이용한 DC-DC Converter 설계 (The Design of DC-DC Converter with Green-Power Switch and DT-CMOS Error Amplifier)

  • 구용서;양일석;곽재창
    • 전기전자학회논문지
    • /
    • 제14권2호
    • /
    • pp.90-97
    • /
    • 2010
  • 본 논문에서는 DT-CMOS(Dynamic Threshold voltage CMOS) 스위칭 소자와 DTMOS Error Amplifier를 사용한 고 효율 전원 제어 장치(PMIC)를 제안하였다. 높은 출력 전류에서 고 전력 효율을 얻기 위하여 PWM(Pulse Width Modulation) 제어 방식을 사용하여 PMIC를 구현하였으며, 낮은 온 저항을 갖는 DT-CMOS를 설계하여 도통 손실을 감소시켰다. 벅 컨버터(Buck converter) 제어 회로는 PWM 제어회로로 되어 있으며, 삼각파 발생기, 밴드갭 기준 전압 회로, DT-CMOS 오차 증폭기, 비교기가 하나의 블록으로 구성되어 있다. 제안된 DT-CMOS 오차증폭기는 72dB DC gain과 83.5위상 여유를 갖도록 설계하였다. DTMOS를 사용한 오차증폭기는 CMOS를 사용한 오차증폭기 보다 약 30%정도 파워 소비 감소를 보였다. Voltage-mode PWM 제어 회로와 낮은 온 저항을 스위칭 소자로 사용하여 구현한 DC-DC converter는 100mA 출력 전류에서 95%의 효율을 구현하였으며, 1mA이하의 대기모드에서도 높은 효율을 구현하기 위하여 LDO를 설계하였다.

Ultra low-power active wireless sensor for structural health monitoring

  • Zhou, Dao;Ha, Dong Sam;Inman, Daniel J.
    • Smart Structures and Systems
    • /
    • 제6권5_6호
    • /
    • pp.675-687
    • /
    • 2010
  • Structural Health Monitoring (SHM) is the science and technology of monitoring and assessing the condition of aerospace, civil and mechanical infrastructures using a sensing system integrated into the structure. Impedance-based SHM measures impedance of a structure using a PZT (Lead Zirconate Titanate) patch. This paper presents a low-power wireless autonomous and active SHM node called Autonomous SHM Sensor 2 (ASN-2), which is based on the impedance method. In this study, we incorporated three methods to save power. First, entire data processing is performed on-board, which minimizes radio transmission time. Considering that the radio of a wireless sensor node consumes the highest power among all modules, reduction of the transmission time saves substantial power. Second, a rectangular pulse train is used to excite a PZT patch instead of a sinusoidal wave. This eliminates a digital-to-analog converter and reduces the memory space. Third, ASN-2 senses the phase of the response signal instead of the magnitude. Sensing the phase of the signal eliminates an analog-to-digital converter and Fast Fourier Transform operation, which not only saves power, but also enables us to use a low-end low-power processor. Our SHM sensor node ASN-2 is implemented using a TI MSP430 microcontroller evaluation board. A cluster of ASN-2 nodes forms a wireless network. Each node wakes up at a predetermined interval, such as once in four hours, performs an SHM operation, reports the result to the central node wirelessly, and returns to sleep. The power consumption of our ASN-2 is 0.15 mW during the inactive mode and 18 mW during the active mode. Each SHM operation takes about 13 seconds to consume 236 mJ. When our ASN-2 operates once in every four hours, it is estimated to run for about 2.5 years with two AAA-size batteries ignoring the internal battery leakage.