• Title/Summary/Keyword: high speed detection

Search Result 741, Processing Time 0.027 seconds

Performance Evaluation of Wheel Detection Sensor Using an Inductive Proximity Sensor for The High Speed Railway (자기유도형 근접센서를 활용한 고속철도용 차륜검지센서 성능 평가)

  • Lee, Kwang-Hee;Lee, Jong-Hyun;Suh, Ki-Bum;Yoon, Suk-Han
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.65 no.5
    • /
    • pp.895-901
    • /
    • 2016
  • Nowadays, the axle counter has been developed to the wide range of the track circuit blocks as well as the wheel detection device. The axle counter, as becoming an important device for the high speed railway, must be guaranteed in accordance with the safety. With considering the safety and the high speed, performance evaluation a wheel detection sensor is described in this paper. To increase the safety, digital proximity sensor instead of analog is employed in the wheel detection sensor. Therefor the wheel detection sensor can minimize noisy signals caused by the harsh railway environments. And, to meet the high speed railway requirements, the performance of the wheel detection sensor is also successfully verified using the speed simulator at the velocity 500Km/h.

Deep Local Multi-level Feature Aggregation Based High-speed Train Image Matching

  • Li, Jun;Li, Xiang;Wei, Yifei;Wang, Xiaojun
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.16 no.5
    • /
    • pp.1597-1610
    • /
    • 2022
  • At present, the main method of high-speed train chassis detection is using computer vision technology to extract keypoints from two related chassis images firstly, then matching these keypoints to find the pixel-level correspondence between these two images, finally, detection and other steps are performed. The quality and accuracy of image matching are very important for subsequent defect detection. Current traditional matching methods are difficult to meet the actual requirements for the generalization of complex scenes such as weather, illumination, and seasonal changes. Therefore, it is of great significance to study the high-speed train image matching method based on deep learning. This paper establishes a high-speed train chassis image matching dataset, including random perspective changes and optical distortion, to simulate the changes in the actual working environment of the high-speed rail system as much as possible. This work designs a convolutional neural network to intensively extract keypoints, so as to alleviate the problems of current methods. With multi-level features, on the one hand, the network restores low-level details, thereby improving the localization accuracy of keypoints, on the other hand, the network can generate robust keypoint descriptors. Detailed experiments show the huge improvement of the proposed network over traditional methods.

Real-time Speed Limit Traffic Sign Detection System for Robust Automotive Environments

  • Hoang, Anh-Tuan;Koide, Tetsushi;Yamamoto, Masaharu
    • IEIE Transactions on Smart Processing and Computing
    • /
    • v.4 no.4
    • /
    • pp.237-250
    • /
    • 2015
  • This paper describes a hardware-oriented algorithm and its conceptual implementation in a real-time speed limit traffic sign detection system on an automotive-oriented field-programmable gate array (FPGA). It solves the training and color dependence problems found in other research, which saw reduced recognition accuracy under unlearned conditions when color has changed. The algorithm is applicable to various platforms, such as color or grayscale cameras, high-resolution (4K) or low-resolution (VGA) cameras, and high-end or low-end FPGAs. It is also robust under various conditions, such as daytime, night time, and on rainy nights, and is adaptable to various countries' speed limit traffic sign systems. The speed limit traffic sign candidates on each grayscale video frame are detected through two simple computational stages using global luminosity and local pixel direction. Pipeline implementation using results-sharing on overlap, application of a RAM-based shift register, and optimization of scan window sizes results in a small but high-performance implementation. The proposed system matches the processing speed requirement for a 60 fps system. The speed limit traffic sign recognition system achieves better than 98% accuracy in detection and recognition, even under difficult conditions such as rainy nights, and is implementable on the low-end, low-cost Xilinx Zynq automotive Z7020 FPGA.

Development of Automatic Incident Detection Algorithm Using Image Based Detectors (영상기반의 자동 유고검지 모형 개발)

  • 백용현;오영태
    • Journal of Korean Society of Transportation
    • /
    • v.19 no.6
    • /
    • pp.7-17
    • /
    • 2001
  • The purpose of this paper is to develop automatic incident detection algorithm using image based detector in freeway management system. This algorithm was developed by using neutral network for high speed roadway and by using speed and occupancy variable for low speed roadway. The image detector system with the developed automatic incident detection algorithm can detect multi-lane as well as several detect areas for each lane. To evaluate this system, field tests to measure the detecting rate of incidents were performed with other systems which have APID and DES algorithm at high speed roadway(freeway) and low speed roadway(national arterial). As the results of field test, it found that the detect rate of this system was highest rate comparing to other two systems.

  • PDF

Implementation and Performance Evaluation of High-Performance Intrusion Detection and Response System (고성능 침입탐지 및 대응 시스템의 구현 및 성능 평가)

  • Kim, Hyeong-Ju;Park, Dae-Chul
    • The KIPS Transactions:PartC
    • /
    • v.11C no.2
    • /
    • pp.157-162
    • /
    • 2004
  • Recently, the growth of information infrastructure is getting fatter and faster. At the same time, the security accidents are increasing together. We have problem that do not handle traffic because we have the Intrusion Detection Systems in low speed environment. In order to overcome this, we need effective security analysis techniques that ran Processed data of high-capacity because high speed network environment. In this paper we proposed the Gigabit Intrusion Detection System for coordinated security function such as intrusion detection, response on the high speed network. We suggested the detection mechanism in high speed network environment that have pattern matching function based packet header and based packet data that is proceeded in system kernel area, we are shown that this mechanism was excellent until maximum 20 times than existing system in traffic processing performance.

Fast Detection of Distributed Global Scale Network Attack Symptoms and Patterns in High-speed Backbone Networks

  • Kim, Sun-Ho;Roh, Byeong-Hee
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • v.2 no.3
    • /
    • pp.135-149
    • /
    • 2008
  • Traditional attack detection schemes based on packets or flows have very high computational complexity. And, network based anomaly detection schemes can reduce the complexity, but they have a limitation to figure out the pattern of the distributed global scale network attack. In this paper, we propose an efficient and fast method for detecting distributed global-scale network attack symptoms in high-speed backbone networks. The proposed method is implemented at the aggregate traffic level. So, our proposed scheme has much lower computational complexity, and is implemented in very high-speed backbone networks. In addition, the proposed method can detect attack patterns, such as attacks in which the target is a certain host or the backbone infrastructure itself, via collaboration of edge routers on the backbone network. The effectiveness of the proposed method are demonstrated via simulation.

Error Analysis of Reaction Wheel Speed Detection Methods (반작용휠 속도측정방법의 오차 분석)

  • Oh, Shi-Hwan;Lee, Hye-Jin;Lee, Seon-Ho;Yong, Ki-Lyuk
    • Journal of Astronomy and Space Sciences
    • /
    • v.25 no.4
    • /
    • pp.481-490
    • /
    • 2008
  • Reaction wheel is one of the actuators for spacecraft attitude control, which generates torque by changing an inertial rotor speed inside of the wheel. In order to generate required torque accurately and estimate an accurate angular momentum, wheel speed should be measured as close to the actual speed as possible. In this study, two conventional speed detection methods for high speed motor with digital tacho pulse (Elapsed-time method and Pulse-count method) and their resolutions are analyzed. For satellite attitude maneuvering and control, reaction wheel shall be operated in bi directional and low speed operation is sometimes needed for emergency case. Thus the bias error at low speed with constant acceleration (or deceleration) is also analysed. As a result, the speed detection error of elapsed-time method is largely influenced upon the high-speed clock frequency at high speed and largely effected on the number of tacho pulses used in elapsed time calculation at low speed, respectively.

A VLSI Design for High-speed Data Processing of Differential Phase Detectors with Decision Feedback (결정 궤환 구조를 갖는 차동 위상 검출기의 고속 데이터 처리를 위한 VLSI 설계)

  • Kim, Chang-Gon;Jeong, Jeong-Hwa
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.39 no.5
    • /
    • pp.74-86
    • /
    • 2002
  • This paper proposes a VLSI architecture for high-speed data processing of the differential phase detectors with the decision feedback. To improve the BER performance of the conventional differential phase detection, DF-DPD, DPD-RGPR and DFDPD-SA have been proposed. These detection methods have the architecture feedbacking the detected phase to reduce the noise of the previous symbol as phase reference. However, the feedback of the detected phase results in lower data processing speed than that of the conventional differential phase detection. In this paper, the VLSI architecture was proposed for high-speed data processing of the differential phase detectors with decision feedback. The Proposed architecture has the pre-calculation method to previously calculate the results on 'N'th step at 'M-1'th step and the pre-decision feedback method to previously feedback the predicted phases at 'M-1'th step. The architecture proposed in this paper was implemented to RTL using VHDL. The simulation results show that the Proposed architecture obtains the high-speed data processing.

Crack detection in concrete slabs by graph-based anomalies calculation

  • Sun, Weifang;Zhou, Yuqing;Xiang, Jiawei;Chen, Binqiang;Feng, Wei
    • Smart Structures and Systems
    • /
    • v.29 no.3
    • /
    • pp.421-431
    • /
    • 2022
  • Concrete slab cracks monitoring of modern high-speed railway is important for safety and reliability of train operation, to prevent catastrophic failure, and to reduce maintenance costs. This paper proposes a curvature filtering improved crack detection method in concrete slabs of high-speed railway via graph-based anomalies calculation. Firstly, large curvature information contained in the images is extracted for the crack identification based on an improved curvature filtering method. Secondly, a graph-based model is developed for the image sub-blocks anomalies calculation where the baseline of the sub-blocks is acquired by crack-free samples. Once the anomaly is large than the acquired baseline, the sub-block is considered as crack-contained block. The experimental results indicate that the proposed method performs better than convolutional neural network method even under different curvature structures and illumination conditions. This work therefore provides a useful tool for concrete slabs crack detection and is broadly applicable to variety of infrastructure systems.