• Title/Summary/Keyword: device degradation

Search Result 474, Processing Time 0.024 seconds

Comparison of Degradation Phenomenon in the Low-Temperature Polysilicon Thin-Film Transistors with Different Lightly Doped Drain Structures

  • Lee, Seok-Woo;Kang, Ho-Chul;Nam, Dae-Hyun;Yang, Joon-Young;Kim, Eu-Gene;Kim, Sang-Hyun;Lim, Kyoung-Moon;Kim, Chang-Dong;Chung, In-Jae
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.1258-1261
    • /
    • 2004
  • Degradation phenomenon in the low-temperature polysilicon (LTPS) thin-film transistors (TFTs) with different junction structures was investigated. A gate-overlapped lightly doped drain (GOLDD) structure showed better hot-carrier stress (HCS) stability than a conventional LDD one. On the other hand, high drain current stress (HDCS) at $V_{gs}$ = $V_{ds}$ conditions caused much severe device degradation in the GOLDD structure because of its higher current level resulting in the higher applied power. It is suggested that self-heating-induced mobility degradation in the GOLDD TFFs be suppressed for using this structure in short-channel devices.

  • PDF

A Study of the Acclerated Degradation Phenomena on th Amorphous Silicon Thin Film Transistors with Multiple Stress (복합 스트레스에 의한 비정질 실리콘 박막 트랜지스터에서의 가속열화 현상 연구)

  • 이성규;오창호;김용상;박진석;한민구
    • The Transactions of the Korean Institute of Electrical Engineers
    • /
    • v.43 no.7
    • /
    • pp.1121-1127
    • /
    • 1994
  • The accelerated degradation phenomena in amorphous silicon thin film transistors due to both electrical stress and visible light illumination under the elevated temperature have been investigated systematically as a function of gate bias, light intensity, and stress time. It has been found that, in case of electrical stress, the thrshold voltage shifts of a-Si:H TFT's may be attributed to the defect creation process at the early stage, while the charge trapping phenomena may be dominant when the stressing periods exceed about 2 hours. It has been also observed that the degradation in the device characteristics of a-Si:H TFT's is accelerated due to multiple stress effects, where the defect creation mechanism may be more responsible for the degradation rather than the charge trapping mechanism.

A Study on New LDD Structure for Improvements of Hot Carrier Reliability (핫 캐리어 신뢰성 개선을 위한 새로운 LDD 구조에 대한 연구)

  • 서용진;김상용;이우선;장의구
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.1
    • /
    • pp.1-6
    • /
    • 2002
  • The hot carried degradation in a metal oxide semiconductor device has been one of the most serious concerns for MOS-ULSI. In this paper, three types of LDD(lightly doped drain) structure for suppression of hot carried degradation, such as decreasing of performance due to spacer-induced degradation and increase of series resistance will be investigated. in this study, LDD-nMOSFETs used had three different drain structure, (1) conventional surface type LDD(SL), (2) Buried type LDD(BL), (3) Surface implantation type LDD(SI). As experimental results, the surface implantation the LDD structure showed that improved hot carrier lifetime to comparison with conventional surface and buried type LDD structures.

Hot-Carrier Induced Degradation in Submicron MOS Transistor (Submicron MOSTransistor에서 Hot-Carrier에 의한 열화현상의 연구)

  • Choi, Byung-Jin;Kang, Kwang-Nham
    • Proceedings of the KIEE Conference
    • /
    • 1987.07a
    • /
    • pp.469-472
    • /
    • 1987
  • The hot-carrier induced degradation in very short-channel MOSFET was studied systematically. Under the traditional DC stress conditions, the threshold voltage shift (${\Delta}Vt$) and the transconductance degradation (${\Delta}Gm$/(Gmo-${\Delta}Gm$)) were confirmed to depend exponentially on the stress time and the dependency between the two parameters was proved to be linear. And the degradation due to the DC stress across gate and drain was studied. As the AC dynamic process is more realistic in actual device operation, the effects of dynamic stresses were studied.

  • PDF

A Study on the Improvement of the Electrical Stability Versus MgO Additive for ZnO Ceramic Varistors (MgO 첨가에 따른 ZnO 세라믹 바리스터의 안정성 향상에 관한 연구)

  • 소순진;김영진;박춘배
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.15 no.5
    • /
    • pp.398-405
    • /
    • 2002
  • The degradation characteristics of MgO additive for the ZnO ceramic devices fabricated by the standard ceramic techniques are investigated in this study. These devices were made from basic Matsuoka's composition. Especially, MgO was added to analyze the degradation characteristics and devices were sintered in air at $1200^{\circ}C$. The conditions of DC degradation test were $115\pm2^{\circ}C$ for 12h. Using XRD and SEM, the phase and microstructure of samples were analyzed, respectively. The elemental analysis in the microstructures was performed by EDS, E-J analysis was used to determine $\alpha$. Frequency analysis was accomplished to understand the relationship between $R_G$ and $R_B$ with the electric stress at the equivalent circuit.

A MAC Design for Collision Avoidance in Wireless USB Home Networks (WUSB 홈네트워크에서의 충돌회피를 위한 MAC설계)

  • Sim, Jae-Hwan
    • The Journal of the Korea institute of electronic communication sciences
    • /
    • v.8 no.1
    • /
    • pp.55-64
    • /
    • 2013
  • The USB-IF has specified a Wireless USB (WUSB) protocol based on UWB for high speed wireless home networks and WPANs. In this paper, firstly, performance degradation due to the Private Distributed Reservation Protocol (DRP) conflict problem caused by devices' mobility is analyzed. And a novel relay transmission protocol combined with Private DRP conflict resolution is proposed to overcome the performance degradation at Private DRP conflicts. In order to give the loser device due to Private DRP conflicts another chance to maintain resources, the proposed relay transmission protocol executed at each device helps the loser device reserve another indirect link maintaining the required resources via a relay node.

Relay Communication Scheme for Conflict Avoidance in Wireless USB System (무선 USB 통신 시스템에서 충돌 회피를 위한 릴레이 통신 기법)

  • Kim, Jin-Woo;Kim, Kyung-Ho;Lee, Seong Ro
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.39C no.8
    • /
    • pp.696-707
    • /
    • 2014
  • In this paper, firstly, performance degradation due to the Private Distributed Reservation Protocol (DRP) conflict problem caused by devices' mobility is analyzed. And a novel relay transmission protocol combined with Private DRP conflict resolution is proposed to overcome the performance degradation at Private DRP conflicts. In order to give the loser device due to Private DRP conflicts another chance to maintain resources, the proposed relay transmission protocol executed at each device helps the loser device reserve another indirect link maintaining the required resources via a relay node.

Archival Data Stability Evaluation and Aspect of BD-R TL Media (BD-R TL 매체의 장기 안정성 평가 및 보존 특성 향상에 관한 고찰)

  • Park, Sun-Joo;Kim, Do-Hyun;Lee, Kwan-Yong;Lee, Jae-Yong;Kim, Young Il;Bahng, Keuk-Young;Kim, Young-Joo
    • Transactions of the Society of Information Storage Systems
    • /
    • v.11 no.2
    • /
    • pp.31-35
    • /
    • 2015
  • The Blu-ray Disc Recordable-Triple Layer (BD-R TL) media is considered as one of strong candidates for archival application among optical media formats, due to its large capacity. However, the long-term stability and degradation aspect have not been fully understood yet for BD-R TL media. Thus, the BD-R TL media were recorded at full tracks and analyzed by the random-symbol error rate (R-SER) measurement at different recording layers and recording positions after the accelerated aging test to understand its long-term stability. Finally, the general degradation aspect of BD-R TL media was discussed to improve the long-term stability.

Analysis of Hot-Carrier Effects in High-Voltage LDMOSFETs (고전압 LDMOSFET의 Hot-Carreir 효과에 의한 특성분석)

  • Park, Hoon-Soo;Lee, Young-Ki;Kwon, Young-Kyu
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2005.07a
    • /
    • pp.199-200
    • /
    • 2005
  • In this paper, the electrical characteristics and hot-carrier induced electrical performance degradations of high-voltage LDMOSFET fabricated by the existing CMOS technology were investigated. Different from the low voltage CMOS device, the only specific on-resistance was degraded due to hot-carrier stressing in LDMOS transistor. However, other electrical parameters such as threshold voltage, transconductance, and saturated drain current were not degraded after stressing. The amount of on-resistance degradation of LDMOS transistor that was implanted n-well with $1.0\times10^{13}/cm^2$ was approximately 1.6 times more than that of LDMOS transistor implanted n-well with $1.0\times10^{12}/cm^2$. Similar to low voltage CMOS device, the peak on-resistance degradation in LDMOS device was observed at gate voltage of 2.2V while the drain applied voltage was 50V. It means that the maximum impact ionization at the drain junction occurs at the gate voltage of 2.2V applying the drain voltage of 50V.

  • PDF

Analysis of Reliability for Different Device Type in 65 nm CMOS Technology (65 nm CMOS 기술에서 소자 종류에 따른 신뢰성 특성 분석)

  • Kim, Chang Su;Kwon, Sung-Kyu;Yu, Jae-Nam;Oh, Sun-Ho;Jang, Seong-Yong;Lee, Hi-Deok
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.27 no.12
    • /
    • pp.792-796
    • /
    • 2014
  • In this paper, we investigated the hot carrier reliability of two kinds of device with low threshold voltage (LVT) and regular threshold voltage (RVT) in 65 nm CMOS technology. Contrary to the previous report that devices beyond $0.18{\mu}m$ CMOS technology is dominated by channel hot carrier(CHC) stress rather than drain avalanche hot carrier(DAHC) stress, both of LVT and RVT devices showed that their degradation is dominated by DAHC stress. It is also shown that in case of LVT devices, contribution of interface trap generation to the device degradation is greater under DAHC stress than CHC stress, while there is little difference for RVT devices.