• Title/Summary/Keyword: decoding function

Search Result 118, Processing Time 0.031 seconds

(Turbo Decoder Design with Sliding Window Log Map for 3G W-CDMA) (3세대 이동통신에 적합한 슬라이딩 윈도우 로그 맵 터보 디코더 설계)

  • Park, Tae-Gen;Kim, Ki-Hwan
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.42 no.9 s.339
    • /
    • pp.73-80
    • /
    • 2005
  • The Turbo decoders based on Log-MAP decoding algorithm inherently requires large amount of memory and intensive complexity of hardware due to iterative decoding, despite of excellent decoding efficiency. To decrease the large amount of memory and reduce hardware complexity, the result of previous research. And this paper design the Turbo decoder applicable to the 3G W-CDMA systems. Through the result of previous research, we decided 5-bits for the received data 6-bits for a priori information, and 7-bits for the quantization state metrics. The error correction term for $MAX^{*}$ operation which is the main function of Log-MAP decoding algorithm is implemented with very small hardware overhead. The proposed Turbo decoder is synthesized in $0.35\mu$m Hynix CMOS technology. The synthesized result for the Turbo decoder shows that it supports a maximum 9Mbps data rate, and a BER of $10^{-6}$ is achieved(Eb/No=1.0dB, 5 iterations, and the interleaver size $\geq$ 2000).

Performance analysis and hardware design of LDPC Decoder for WiMAX using INMS algorithm (INMS 복호 알고리듬을 적용한 WiMAX용 LDPC 복호기의 성능분석 및 하드웨어 설계)

  • Seo, Jin-Ho;Shin, Kyung-Wook
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2012.10a
    • /
    • pp.229-232
    • /
    • 2012
  • This paper describes performance evaluation using fixed-point Matlab modeling and simulation, and hardware design of LDPC decoder which is based on Improved Normalized Min-Sum(INMS) decoding algorithm. The designed LDPC decoder supports 19 block lengths(576~2304) and 6 code rates(1/2, 2/3A, 2/3B, 3/4A, 3/4B, 5/6) of IEEE 802.16e mobile WiMAX standard. Considering hardware complexity, it is designed using a block-serial(partially parallel) architecture which is based on layered decoding scheme. A DFU based on sign-magnitude arithmetic is adopted to minimize hardware area. Hardware design is optimized by using INMS decoding algorithm whose performance is better than min-sum algorithm.

  • PDF

A Fast Fractal Image Decoding Using the Minimizing Method of Domain Region by the Limitation of Searching Regions (탐색영역 제한에 의한 정의역 최소화 기법을 이용한 고속 프랙탈 영상복원)

  • 정태일;강경원;문광석;권기룡;김문수
    • Journal of the Institute of Convergence Signal Processing
    • /
    • v.2 no.2
    • /
    • pp.13-19
    • /
    • 2001
  • The conventional fractal decoding was required a vast amount computational complexity, since every range blocks was implemented to IFS(iterated function system). In order to improve this, it has been suggested that each range block was classified to iterated and non-iterated regions. Non-iterated regions is called data dependency region, and if data dependency region extended, IFS regions are contractive. In this paper, a searched region of the domain is limited to the range regions that is similar with the domain blocks, and the domain region is more overlapped. As a result, data dependency region has maximum region, that is IFS regions can be minimum region. The minimizing method of domain region is defined to minimum domain(MD) which is minimum IFS region. Using the minimizing method of domain region, there is not influence PSNR(peak signal-to-noise ratio). And it can be performed a fast decoding by reducing the computational complexity for IFS in fractal image decoding.

  • PDF

Analog Parallel Processing-based Viterbi Decoder using Average circuit (Average 출력회로를 이용한 아날로그 병렬처리 기반 비터비 디코더)

  • Kim, Hyung-Jung;Kim, In-Cheol;Kim, Hyong-Suk
    • Proceedings of the KIEE Conference
    • /
    • 2006.10c
    • /
    • pp.375-377
    • /
    • 2006
  • A Analog parallel processing-based Viterbi decoder which decodes PRML signal of DVD has been designed by CMOS circuit. The analog processing-based Viterbi decoder implements are functions of the conventional digital Viterbi decoder utilizing the analog parallel processing circuit technology. The Analog parallel processing-based Viterbi decoding technology is applied for the PR(1,2,2,1) signal decoding of DVD. The benefits are low power consumption and less silicon consumption. In this paper, the comparison of the Analog parallel processing-based Viterbi Decoder which has a function of the error correction between Max operation and Average operation is discussed.

  • PDF

Stochastic approximation to an optimal performance o fthe neural convolutional decoders (신경회로망 콘볼루션 복호기의 최적 성능에 대한 확률적 근사화)

  • 유철우;강창언;홍대식
    • Journal of the Korean Institute of Telematics and Electronics A
    • /
    • v.33A no.4
    • /
    • pp.27-36
    • /
    • 1996
  • It is well known that the viterbi algorithm proposed as a mthod of decoding convolutional codes is in fact maximum likelihood (ML) and therefore optimal. But, because hardware complexity grows exponentially with the constraint length, there will be severe constraints on the implementation of the viterbi decoders. In this paper, the three-layered backpropagation neural networks are proposed as an alternative in order to get sufficiently useful performance and deal successfully with the problems of the viterbi decoder. This paper shows that the neural convolutional decoder (NCD) can make a decision in the point of ML in decoding and describes simulation results. The cause of the difference between stochastic results and simulation results is discussed, and then thefuture prospect of the NCD is described on the basis of the characteristic of the transfer function.

  • PDF

Wavelet Shift Keying System Using a Binary Matching Filter (2진 정합필터를 이용한 웨이브릿 편이변조 시스템)

  • Oh, Hyoung-Jin;Jeong, Tae-Il;Lee, Tae-Oh
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.12 no.11
    • /
    • pp.1933-1938
    • /
    • 2008
  • There are the frequency shift keying(FSK), phase shift keying(PSK) and amplitude shift keying(ASK) in the conventional digital communications method. In this parer, We proposed the algorithm for wavelet shift keying system using a binary matching filter in the digital communication. Wavelet shift keying system are used to a scaling function(low frequency) and wavelet(high frequency) coefficients. The binary data is encoded by modulator which assigned the scaling function to 1(one), and wavelet to zero(0). Wavelet shift keying of the conventional method needs to a post-processing for the decoding. In this paper, wavelet shift keying signal is reconstructed by the decoder using a binary matching filter. So, it was able to the decoding without the post-processing. It was demonstrated by the experiment that the proposed algorithm is a validity.

Analysis on the Performance of $2{\times}1$ Alamouti Scheme in Time-varying and Spatially Correlated Channels (시변 및 공간 상관 채널 환경에서 $2{\times}1$ 알라마우티 구조 (Alamouti Scheme)의 성능 분석)

  • Lee, Eun-Ju;Park, Jae-Don;Yoon, Gi-Wan
    • Proceedings of the Korean Institute of Information and Commucation Sciences Conference
    • /
    • 2011.05a
    • /
    • pp.539-542
    • /
    • 2011
  • In this paper, we have implemented a performance analysis of $2{\times}1$ Alamouti scheme suggested by Alamouti, composed of the transmit space-time code and the simple linear decoding processing, in perfectly time-varying and spatially correlated channels. In addition, we derived the closed-form probability density function (PDF) of the output signal-to-noise ratio (SNR) and the outage probability of the Alamouti scheme as a function of the spatial correlation coefficient in the consideration of no correlation in time. As a result, it was found that the performance of the Alamouti scheme could be significantly degraded particularly in the case that the channels are time-varying and spatially correlated.

  • PDF

Recent Progress of Structural Biology of tRNA Processing and Modification

  • Nakanishi, Kotaro;Nureki, Osamu
    • Molecules and Cells
    • /
    • v.19 no.2
    • /
    • pp.157-166
    • /
    • 2005
  • Transfer RNA (tRNA) is a key molecule to decode the genetic information on mRNA to amino aicds (protein), in a ribosome. For tRNA to fulfill its adopter function, tRNA should be processed into the standard length, and be post-transcriptionally modified. This modification step is essential for the tRNA to maintain the canonical L-shaped structure, which is required for the decoding function of tRNA. Otherwise, it has recently been proposed that modification procedure itself contributes to the RNA (re)folding, where the modification enzymes function as a kind of RNA chaperones. Recent genome analyses and post-genome (proteomics and transcriptomics) analyses have identified genes involved in the tRNA processings and modifications. Furthermore, post-genomic structural analysis has elucidated the structural basis for the tRNA maturation mechanism. In this paper, the recent progress of the structural biology of the tRNA processing and modification is reviewed.

혼합 유전알고리즘을 이용한 비선형 최적화문제의 효율적 해법

  • 윤영수;이상용
    • Journal of Korea Society of Industrial Information Systems
    • /
    • v.1 no.1
    • /
    • pp.63-85
    • /
    • 1996
  • This paper describes the applications of genetic algorithm to nonlinear constrained optimization problems. Genetic algorithms are combinatorial in nature, and therefore are computationally suitable for treating continuous and idstrete integer design variables. For several problems , the conventional genetic algorithms are ill-defined , which comes from the application of penalty function , encoding and decoding methods, fitness scaling, and premature convergence of solution. Thus, we develope a hybrid genetic algorithm to resolve these problems and present two examples to demonstrate the effectiveness of the methodology developed in this paper.

  • PDF

Implementation of the High-Quality Audio System with the Separately Processed Musical Instrument Channels (악기별 분리처리를 통한 고음질 오디오 시스템 구현)

  • Kim, Tae-Hoon;Lee, Sang-Hak;Kim, Dae-Kyung;Lee, Sang-Chan
    • The Journal of the Acoustical Society of Korea
    • /
    • v.32 no.4
    • /
    • pp.346-353
    • /
    • 2013
  • This paper deals with the implementation of a high-quality audio system for karaoke. For improving the key/tempo changes performance, we separated the audio into many musical instrument channels. By separating musical instrument channels, high-quality key/tempo changes can be achieved and we confirmed this using the cross-correlation distribution and the MOS evaluation. The improved audio system was implemented using the TMS320C6747 DSP with fixed/floating-point operations. The implemented audio system can perform the multi-channel WMA decoding, the MP3 encoding/decoding, the wav playing, the EQ, and the key/tempo changes in real time. The WMA channels used for processing the separated instrument channels. The audio system includs the MP3 encoding/decoding function for playing and recording and the wav channel for the effect sound.