• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.32 no.2A
• /
• pp.195-202
• /
• 2007

A differential space-frequency block code - orthogonal frequency division multiplexing (SFBC-OFDM) scheme as a multiple-input multiple-output (MIMO) transmission technique for next-generation digital multimedia broadcasting (DMB) is proposed in this paper. A linear decoding method for differential SFBC, which performs comparably to the ML decoding method, is derived for the cases of two or four transmit antennas. A simple table lookup method is proposed to improve the efficiency of the encoding/decoding process of DSFBC for the case of non-constant modulus constellations. A DMB MIMO channel model, developed by extending the 3GPP MIMO model to fit DMB environments, is used to compare BER performances of differential space block code schemes for various channel environments. Simulation results show that the differential SFBC-16QAM scheme using either four transmit antennas with one receive antenna or two transmit antennas with two receive antennas achieves a performance gain of 12dB than that of the conventional DQPSK scheme, even with a data rate twice faster.

• Journal of the Korean Institute of Telematics and Electronics B
• /
• v.30B no.7
• /
• pp.70-82
• /
• 1993

In this paper, employing the 3-dimensional discrete cosine transform (DCT) for the utilization of the temporal correlation, an adaptive motion sequence coding technique is proposed. The energy distribution in a 3-D DCT block, due to the nonstationary nature of the image data, varies along the veritical, horizontal and temporal directions. Thus, aiming an adaptive system to local variations, adaptive procedures, such as the 3-D classification, the classified linear scanning technique and the VLC table selection scheme, have been implemented in our approach. Also, a hybrid structure which adaptively combines inter-frame coding is presented, and it is found that the adaptive hybrid frame coding technique shows a significant performance gain for a moving sequence which contains a relatively small moving area. Through an intensive computer simulation, it is demonstrated that, the performance of the proposed 3-D transform coding technique shows a close relation with the temporal variation of the sequence to be code. And the proposed technique has the advantages of skipping the computationally complex motion compensation procedure and improving the performance over the 2-D motion compensated transform coding technique for rates in the range of 0.5 ~ 1.0 bpp.

• Journal of the Institute of Electronics and Information Engineers
• /
• v.49 no.12
• /
• pp.242-246
• /
• 2012

This paper presents an integrated low noise and highly linear wideband RF front-end for a digital terrestrial and cable TV tuner, which are used as a part of double-conversion TV tuner. The low noise amplifier (LNA) has a low noise figure and high linearity by adopting a noise canceling technique based on current amplification. The up-conversion mixer and SAW buffer have high linearity by employing a third order intermodulation cancellation technique. The proposed RF front-end is designed in a $0.18{\mu}m$ CMOS and draws 60 mA from a 1.8 V supply voltage. The RF front-end shows a voltage gain of 30 dB, an average single side-band noise figure of 4.2 dB, an IIP2 of 40 dBm, and an IIP3 of -4.5 dBm for the entire band from 48 MHz to 862Hz.

• The Journal of the Korea institute of electronic communication sciences
• /
• v.18 no.2
• /
• pp.251-258
• /
• 2023

In this paper, we propose DLP(Dual Linear Polarization) stack antenna for private network. The proposed antenna has general stack structure and design airgap between two substrate to obtain the maximum gain. Also, to improve cross polarization isolation, two feeding port is designed to separate for each substrate. The size of each patch antenna is 17.80 mm(W1)×16.70 mm(L1) for lower patch and 18.56 mm(W2)×18.73 mm(L2) for upper patch, which is designed on the FR-4 substrate which thickness (h) is 1.6 mm, and the dielectric constant is 4.3, and which is 40.0 mm(W)×40.0 mm(L) for total size of substrate. From the fabrication and measurement results, bandwidths of 100 MHz (4.74 to 4.84 GHz) for feeding port 1, and 150 MHz (4.67 to 4.82 GHz) for feeding port 2 are obtained on the basis of -10 dB return loss and transmission coefficient S21 is got under the -20 dB. Also, cross polarization isolation between each feeding port obtained

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.22 no.9
• /
• pp.897-903
• /
• 2011

This paper presents a highly linear power amplifier MMIC, having an output power level of about 1 watt, based on InGaP/GaAs hetero-junction bipolar transistor(HBT) technology for the 900 MHz band. The active bias circuit is applied to minimize the effect of temperature variation. Ballast resistors are optimized to prevent a current collapse and a thermal runaway. The fabricated power amplifier exhibited a gain of 17.6 dB, an output P1dB of 30 dBm, and a PAE of 44.9 % at an output P1dB from the one-tone excitation. It also showed a very high OIP3 of 47.3 dBm at an average output power of 20 dBm from the two-tone excitation.

• Journal of electromagnetic engineering and science
• /
• v.18 no.2
• /
• pp.117-128
• /
• 2018

In this paper, compact linear dual polarized series-fed $1{\times}2$ linear and $2{\times}2$ planar arrays antennas for airborne SAR applications are proposed. The proposed antenna design consists of a square radiating patch that is placed on top of the substrate, a quarter wave transformer and $50-{\Omega}$ matched transformer. Matching between a radiating patch and the $50-{\Omega}$ microstrip line is accomplished through a direct coupled-feed technique with the help of an impedance inverter (${\lambda}/4$ impedance transformer) placed at both horizontal and vertical planes, in the case of the $2{\times}2$ planar array. The overall size for the prototype-1 and prototype-2 fabricated antennas are $1.9305{\times}0.9652{\times}0.05106{{\lambda}_0}^3$ and $1.9305{\times}1.9305{\times}0.05106{{\lambda}_0}^3$, respectively. The fabricated structure has been tested, and the experimental results are similar to the simulated ones. The CST MWS simulated and vector network analyzer measured reflection coefficient ($S_{11}$) results were compared, and they indicate that the proposed antenna prototype-1 yields the impedance bandwidth >140 MHz (9.56-9.72 GHz) defined by $S_{11}$<-10 dB with 1.43%, and $S_{21}$<-25 dB in the case of prototype-2 (9.58-9.74 GHz, $S_{11}$< -10 dB) >140 MHz for all the individual ports. The surface currents and the E- and H-field distributions were studied for a better understanding of the polarization mechanism. The measured results of the proposed dual polarized antenna were in accordance with the simulated analysis and showed good performance of the S-parameters and radiation patterns (co-pol and cross-pol), gain, efficiency, front-to-back ratio, half-power beam width) at the resonant frequency. With these features and its compact size, the proposed antenna will be suitable for X-band airborne synthetic aperture radar applications.

• Journal of the Institute of Electronics Engineers of Korea TC
• /
• v.44 no.7 s.361
• /
• pp.41-46
• /
• 2007

A novel post-linearization technique is proposed for CMOS cascode low noise amplifier (LNA). The technique uses dual common gate FETs one of which delivers the linear currents to a load and the other one sinks the $3^{rd}$ order intermodulation currents of output currents from the common source FET. Selective current branching can be implemented in $0.18{\mu}m$ CMOS process by using a thick oxide FET as an IM3 sinker with a normal FET as a linear current buffer. A differential LNA adopting this technique is designed at 2.14GHz. The measurement results show 11dBm IIP3, 15.5dB power gain and 2.85dB noise figure consuming 12.4mA from 1.8V power supply. Compared with the LNA with turning off the IM3 sinker, the proposed technique improves the IIP3 by 7.5 dB.

• Asian-Australasian Journal of Animal Sciences
• /
• v.22 no.1
• /
• pp.99-106
• /
• 2009

For Exp. 1, 120 ((Yorkshire${\times}$Landrace)${\times}$Duroc) weaned pigs (7.96${\pm}$0.01 kg average initial BW, 21 days weaning) were used in a 28 d-growth assay to determine the effects of replacing soy protein concentrate (SPC) with fermented soy protein (FSP) in a starter diet (d 0 to 7) on the growth performance, apparent fecal amino acid digestibility and subsequent performance in weaned pigs. Dietary treatments included: i) FSP0 (basal diet; whey-skim milk powder-SPC based diet); ii) FSP5 (replacing SPC with 5% FSP); iii) FSP10 (replacing SPC with 10% FSP). Pigs were fed the phase I diet for 7 days, and then each group was fed a common commercial diet for 21 days to determine the effect of previous diet on subsequent performance. Average daily gain (ADG) from d 5 to 7 (linear effect, p = 0.01) and d 7 to 14 (linear effect, p<0.001) were increased as FSP level increased. The pigs fed with FSP was heavier than the pigs fed with SPC at d 5 to 7 and d 7 to 14 after weaning (p<0.05). In the entire period (d 0 to 28), there were no significant differences in weight gain and final weight between SPC and FSP diets (p>0.05). Average daily feed intake (ADFI) was higher in pigs fed with the 5% FSP diet than those fed with the other diets at d 0 to 2 post-weaning (quadratic effect, p = 0.05). Also, for the entire period of phase I (d 0 to 7), pigs consumed more 5% FSP diet compared to other treatments (quadratic effect, p = 0.03). Gain/feed (G/F) was not affected by dietary SPC or FSP in phase I and subsequent periods, but G/F from d 5 to 7 after weaning was improved linearly (p = 0.04) as dietary FSP level increased. Pigs fed with 10% FSP also improved G/F compared with those fed only SPC (p<0.05). At d 7, there were linear increments in fecal dry matter (DM) (p<0.1) and nitrogen (N) (p<0.01) digestibilities as the dietary FSP level increased. The digestibilities of fecal essential and total amino acids were increased as the FSP level increased (linear effect, p<0.1). For Exp. 2, three ((Yorkshire${\times}$Landrace)${\times}$Duroc) weaned barrows (average initial BW of 7.32 kg) were surgically fitted with a simple T-cannula approximately 15 cm prior to the ileo-cecal junction. The experimental designs were 3${\times}$3 latin squares with pigs and periods as blocking criteria. Dietary treatments and composition were the same as in Exp. 1. Apparent ileal N digestibility was increased as FSP level was increased (linear effect, p<0.05). The dietary treatments (SPC and FSP) did not affect apparent ileal DM digestibility (p>0.05). Among essential amino acids, apparent digestibility of ileal arginine (Arg), lysine (Lys), methionine (Met) and phenylalanine (Phe) were improved as the FSP level increased (linear effect, p<0.1). Also, apparent ileal total essential, non-essential and total amino acid digestibilities were increased linearly (p<0.1). In conclusion, replacing SPC with fermented soy protein appeared beneficial in growth performance, N and amino acid digestibility during the early 7 days after weaning, and an equivalent effect showed on growth performance in subsequent period of 7 to 28 days after weaning.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.45 no.4
• /
• pp.86-93
• /
• 2008

A low-power, low-noise, highly-linear hybrid balun circuit is proposed for 2.4-GHz fully differential CMOS direct conversion receivers. The hybrid balun is composed of a passive transformer and loss-compensating auxiliary amplifiers. Design issues regarding the optimal signal splitting and coupling between the transformer and compensating amplifiers are discussed. Implemented in $0.18{\mu}m$ CMOS process, the 2.4 GHz hybrid balun achieves 2.8 dB higher gain and 1.9 dB lower noise figure than its passive counterpart and +23 dBm of IIP3 only at a current consumption of 0.67 mA from 1.2 V supply. It is also examined that the hybrid balun can remarkably lower the total noise figure of a 2.4 GHz fully differential RF receiver only at a cost of 0.82 mW additional power dissipation.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.26 no.7
• /
• pp.620-626
• /
• 2015

In this paper, a 2~6 GHz wideband GaN power amplifier MMIC is designed and fabricated using a second-order all-pass filter for input impedance matching and an LC parallel resonant circuit for minimizing an output reactance component of the transistor. The second-order all-pass filter used for wideband lossy matching is modified in an asymmetric configuration to compensate the effect of channel resistance of the GaN transistor. The power amplifier MMIC chip that is fabricated using a $0.25{\mu}m$ GaN HEMT foundry process of Win Semiconductors, Corp. is $2.6mm{\times}1.3mm$ and shows a flat linear gain of about 13 dB and input return loss of larger than 10 dB. Under a saturated power mode, it also shows output power of 38.6~39.8 dBm and a power-added efficiency of 31.3~43.4 % in 2 to 6 GHz.