• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 추계학술대회 논문집 Vol.14 No.1
• /
• pp.130-132
• /
• 2001

We have investigated current-voltage (I-V) characteristics of organic light-emitting diodes based on $TPD/Alq_3$ organics depending on the application of forward-reverse bias voltage. Luminance-voltage characteristics and luminous efficiency were measured at the same time when the I-V characteristics were measured. We have observed that the I-V characteristics shows a current mxima at low voltage, which is possibly not related to the emission from $Alq_3$.

• Journal of Power Electronics
• /
• 제15권1호
• /
• pp.235-245
• /
• 2015

This paper proposes a reactive current assignment and control strategy for a doubly-fed induction generator (DFIG) based wind-turbine generation system under generic grid voltage sag or swell conditions. The system's active and reactive power constrains during grid faults are investigated with both the grid- and rotor-side convertors (GSC and RSC) maximum ampere limits considered. To meet the latest grid codes, especially the low- and high-voltage ride-through (LVRT and HVRT) requirements, an adaptive reactive current control scheme is investigated. In addition, a torque-oscillation suppression technique is designed to reduce the mechanism stress on turbine systems caused by intensive voltage variations. Simulation and experiment studies demonstrate the feasibility and effectiveness of the proposed control scheme to enhance the fault ride-through (FRT) capability of DFIG-based wind turbines during violent changes in grid voltage.

• 전력전자학회논문지
• /
• 제22권1호
• /
• pp.18-26
• /
• 2017

This paper proposes the model predictive control with space vector modulation (SVM) method for current control of voltage-source inverter. Unlike the conventional method using a limited number of voltage vectors by switching states, the proposed method can consider various voltage vectors to identify the optimized voltage vector. The various voltage vectors are obtained by subdividing existing voltage vectors. The optimized voltage vector that minimizes the cost function is selected and applied to the inverter by using the SVM. The various voltage vectors and SVM reduce current ripples in the output AC side of the inverter compared with the conventional method. The effectiveness and performance of the proposed method are verified through simulation and experiment with a three-phase two-level voltage-source grid-connected inverter.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제16권4호
• /
• pp.528-533
• /
• 2016

A low voltage high PSRR CMOS Bandgap circuit capable of generating a stable voltage of less than 1 V (0.8 V and 0.5 V) robust to Process, Voltage and Temperature (PVT) variations is proposed. The high PSRR of the circuit is guaranteed by a low-voltage current mode regulator at the central aspect of the bandgap circuitry, which isolates the bandgap voltage from power supply variations and noise. The isolating current mirrors create an internal regulated voltage $V_{reg}$ for the BG core and Op-Amp rather than the VDD. These current mirrors reduce the impact of supply voltage variations. The proposed circuit is implemented in a $0.35{\mu}m$ CMOS technology. The BGR circuit occupies $0.024mm^2$ of the die area and consumes $200{\mu}W$ from a 5 V supply voltage at room temperature. Experimental results demonstrate that the PSRR of the voltage reference achieved -118 dB at frequencies up to 1 kHz and -55 dB at 1 MHz without additional circuits for the curvature compensation. A temperature coefficient of $60 ppm/^{\circ}C$ is obtained in the range of -40 to $120^{\circ}C$.

• 한국정밀공학회:학술대회논문집
• /
• 한국정밀공학회 1997년도 추계학술대회 논문집
• /
• pp.999-1002
• /
• 1997

In this study, in order to set ELID conditions in the internal grinding wheel, the characteristics with the variations of grit size, output voltage and peak current were examined by using conventional machining center(M/C) equipped with electrolytic in-process dressing(EL1D). The initial working voltage was lowered and the working current was high with increasing grit size. The insulating layer thickness increased, as the final voltage increased with the output voltage and peak current. The initial wear rate of the wheel machined with ELID were measured indirectly by using surface roughness tracer. The initial wear rate of the wheel with ELID increased along with high grit size. In case that the grit size with ELID was low, the output voltage and peak current had to be increased to increase the insulating layer thickness. In case of the high grit size, the output voltage and the peak current were established low, which made the insulating layer thickness decreased.

• 한국수소및신에너지학회논문집
• /
• 제21권3호
• /
• pp.149-157
• /
• 2010

The electromagnetic characteristics of FCEVs (fuel cell electric vehicles) are much different from the existing combustion engine cars as well as hybrid, plug-in-hybrid, and pure electric vehicles due to the high voltage/current generated by a fuel cell stack which uses a compressed hydrogen gas reacted with oxygen. To operate fuel cell stack efficiently, BOP (Balance of Plant) is essential. BOP systems are used many not only for motors in water pump, air blower, and hydrogen recycling pump but also inverters for these motors. Since these systems or components are connected by high voltage cables, EMC (Electromagnetic compatibility) analysis for high voltage/current cable is the most important element to prevent the possible electric functional safety errors. In this paper, electromagnetic fields of high current/voltage cable for FCEVs is studied. From numerical analysis results, time harmonic magnetic field strength of high current/voltage cable have difference of 20～28 dB according to phase. EMI result considered ground effect of FECV at 10 m shows difference of 14.5 dB at 30 MHz and 2.8 dB at 230 MHz compared with general cable.

• 한국정보전자통신기술학회논문지
• /
• 제13권5호
• /
• pp.403-411
• /
• 2020

기존에 진성난수 생성기를 위한 베타선 센서 회로의 아날로그 회로와 비교기 회로에 사용되는 파워와 그라운드 라인은 서로 공유하므로 비교기 회로의 디지털 스위칭에 의해 발생되는 파워와 그라운드 라인에서의 전압강하가 CSA를 포함한 아날로그 회로의 출력 신호 전압이 감소하는 원인이었다. 그래서 본 논문에서는 디지털 스위칭 노이즈의 source인 비교기 회로에 사용되는 파워와 그라운드 라인을 아날로그 회로의 파워와 그라운드 라인과 분리하므로 CSA(Charge Sensitive Amplifier) 회로를 포함한 아날로그 회로의 출력신호전압이 감소되는 것을 줄였다. 그리고 VREF(=1.195V) 전압을 VREF_VCOM과 VREF_VTHR 전압으로 변환해주는 전압-전압 변환기 회로는 PMOS current mirror를 통해 IREF를 구동할 때 PMOS current mirror의 드레인 전압이 다른 경우 5.5V의 고전압 VDD에서 channel length modulation effect에 의해 각각의 current mirror를 통해 흐르는 구동 전류가 달라져서 VREF_VCOM과 VREF_VTHR 전압이 감소하는 문제가 있다. 그래서 본 논문에서는 전압-전압 변환기 회로의 PMOS current mirror에 PMOS 다이오드를 추가하므로 5.5V의 고전압에서 VREF_VCOM과 VREF_VTHR의 전압이 down되지 않도록 하였다.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 2003년도 춘계전력전자학술대회 논문집(1)
• /
• pp.85-88
• /
• 2003

In this Paper, we report the experimental results of the Forward-flyback U-U converter with current doubler and synchronous rectifier. The experimental converter, that has a output voltage 3.3V, output current 20A, maximum power of 66W, switching frequency of 290kHz and input voltage range of 36-75V, has been successfully implemented. As a result, in the entire voltage range the measured full load efficiency was above 85$\%$, and the output voltage was regulated at 3.3V within $\pm3{\%}$ tolerance.

• 전력전자학회:학술대회논문집
• /
• 전력전자학회 1999년도 전력전자학술대회 논문집
• /
• pp.684-687
• /
• 1999

In this paper, a method for controlling a single phase PWM AC/DC converter without any voltage sensors is proposed. In this method, the source voltage is estimated by sliding mode observer and input current is synchronized with the estimated source voltage. The source voltage is estimated by current error between the actul and the estimated current. The experimental results confirm the validity of the proposed control method.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1999년도 추계종합학술대회 논문집
• /
• pp.971-974
• /
• 1999

A offset compensated class A bipolar second-generation current conveyor (CCII) for high-accuracy current-mode signal processing was proposed. The CCII adopts two diode-connection transistor between voltage input and voltage output to reduce offset voltage. Experiments show that the proposed CCII has offset voltage of 0.05 ㎷, input impedance of 2 Ω and the 3-㏈ cutoff frequency of 30 MHz when used a voltage amplifier. The power dissipation is 6 ㎷.