• Title/Summary/Keyword: circuit-switched

Search Result 413, Processing Time 0.023 seconds

Charge Injection 보상 회로의 비교

  • 박상훈;김수은;박홍준
    • Proceedings of the IEEK Conference
    • /
    • 2002.06b
    • /
    • pp.141-144
    • /
    • 2002
  • Several charge Injection compensation circuits, such as, the dummy transistor circuit, the switched OP-amp circuit, the switched capacitor circuit, were fabricated and the test results were compared. The differences between SPICE simulation results and measurements were within around 10%.

  • PDF

Gate Drive Circuit of a Classic Converter for a Switched Reluctance Motor (Switched Reluctance Motor용 Classic Converter의 Gate 구동회로)

  • Lim, J.Y.;Cho, K.Y;Shin, D.J.;Kim, C.H.;Kim, J.C.
    • Proceedings of the KIEE Conference
    • /
    • 1995.07a
    • /
    • pp.325-327
    • /
    • 1995
  • A new gate drive circuit of classic converter for a switched reluctance motor is presented. Conventional gate drive circuit usually consists of the isolated power supplies and signal transferring devices for isolation, such as photo coupler, pulse transformer, and gate drive chips. The proposed gate drive circuit consists of resistors, capacitors, and zenor diodes without isolated power supplies, that make the drive circuit simple and reduce the material cost. The operational modes are classified and analyzed. The characteristics of the phase current and the gate signal of upper switches is investigated with the variation of duty ratio through the experiments.

  • PDF

Mapping and Scheduling for Circuit-Switched Network-on-Chip Architecture

  • Wu, Chia-Ming;Chi, Hsin-Chou;Chang, Ruay-Shiung
    • ETRI Journal
    • /
    • v.31 no.2
    • /
    • pp.111-120
    • /
    • 2009
  • Network-on-chip (NoC) architecture provides a highper-formance communication infrastructure for system-on-chip designs. Circuit-switched networks guarantee transmission latency and throughput; hence, they are suitable for NoC architecture with real-time traffic. In this paper, we propose an efficient integrated scheme which automatically maps application tasks onto NoC tiles, establishes communication circuits, and allocates a proper bandwidth for each circuit. Simulation results show that the average waiting times of packets in a switch in $6{\times}6$6, $8{\times}8$, and $10{\times}10$ mesh NoC networks are 0.59, 0.62, and 0.61, respectively. The latency of circuits is significantly decreased. Furthermore, the buffer of a switch in NoC only needs to accommodate the data of one time slot. The cost of the switch in the circuit-switched network can be reduced using our scheme. Our design provides an effective solution for a critical step in NoC design.

  • PDF

A Novel Soft Switched Auxiliary Resonant Circuit of a PFC ZVT-PWM Boost Converter for an Integrated Multi-chips Power Module Fabrication (PFC ZVT-PWM 승압형 컨버터에서 통합형 멀티칩 전력 모듈 제조를 위한 개선된 소프트 스위치 보조 공진 회로)

  • Kim, Yong-Wook;Kim, Rae-Young;Soh, Jae-Hwan;Choi, Ki-Young
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.18 no.5
    • /
    • pp.458-465
    • /
    • 2013
  • This paper proposes a novel soft-switched auxiliary resonant circuit to provide a Zero-Voltage-Transition at turn-on for a conventional PWM boost converter in a PFC application. The proposed auxiliary circuit enables a main switch of the boost converter to turn on under a zero voltage switching condition and simultaneously achieves both soft-switched turn-on and turn-off. Moreover, for the purpose of an intelligent multi-chip power module fabrication, the proposed circuit is designed to satisfy several design constraints including space saving, low cost, and easy fabrication. As a result, the circuit is easily realized by a low rated MOSFET and a small inductor. Detail operation and the circuit waveform are theoretically explained and then simulation and experimental results are provided based on a 1.8 kW prototype PFC converter in order to verify the effectiveness of the proposed circuit.

Optimal Circuit Design through Snubber Circuit Analysis (스너버(Snubber) 회로 분석을 통한 회로의 최적설계)

  • Yongho Yoon
    • The Journal of the Institute of Internet, Broadcasting and Communication
    • /
    • v.23 no.4
    • /
    • pp.137-142
    • /
    • 2023
  • When designing a SMPS(Switched Mode Power Supply) circuit, a part that is easily overlooked without special consideration is a snubber circuit. However, the performance degradation of the SMPS due to the snubber circuit and the effect on the entire SET cannot be ignored. In addition, a snubber circuit is added to both ends of the switch to protect the device from peak voltage and current during switching and to reduce loss during on/off switching. Therefore, in this paper, for a sufficient understanding of snubber circuits, theoretical analysis and experimental formulas that can be applied by designers during actual circuit design are arranged to promote optimization of snubber circuits.

Coupled Field Circuit Analysis for Characteristic Comparison in Barrier Type Switched Reluctance Motor

  • Lee J.Y.;Lee G.H.;Hong J.P.;Hur J.;Kim Y.K.
    • KIEE International Transaction on Electrical Machinery and Energy Conversion Systems
    • /
    • v.5B no.3
    • /
    • pp.267-271
    • /
    • 2005
  • This paper deals with two kinds of novel shape switched reluctance motors (SRM) with magnetic barriers in order to improve operating performances of prototype. The magnetic barriers make rotor poles more saturated, and consequently inductance profiles are distorted. The changed inductance affects input current shape and eventually torque characteristics. In order to analyze the complicated flux pattern of the SRM with magnetic barriers and its terminal characteristics simultaneously, coupled field circuit modeling method is used. The finite element method is used to model the nonlinear magnetic field, and coupled to the circuit model of the SRM overall system. After experimental results are presented to prove the accuracy of the method, the several analysis results are compared, and the improved rotor shape is presented.

Switched Virtual Circuit-based Frame Relay Access System for Dial-up Internet Services (다이얼-업 인터넷 서비스를 위한 교환 가상 회선 기반의 프레임 릴레이 액세스 시스템)

  • 박명아;이현우
    • Proceedings of the IEEK Conference
    • /
    • 1998.10a
    • /
    • pp.15-18
    • /
    • 1998
  • Most existing FRADs support only permanent virtual circuit-based frame relay services. But several applications such as intranets, desktop video conferencing, remote access and voice applications typically do not require the dedicated bandwidth capabilities of PVCs because connections are only occasionally needed. So it drives the need of switched virtual circuit-based FRADs which offer potentail cost savings associated with dynamic bandwidth on demand connectivity. In this paper, we describe Frame Relay Network Access System(FNAS) that provides switched virtual circuit-based frame relay access for dial-up Internet services. The hardware configuration, software architecture and call processing flow of FNAS is explained.

  • PDF

A Case Study on Performance Evaluation of R5 MSC in WCDMA System (WCDMA R5 MSC 시스템 성능 평가 사례 연구)

  • Kim, Dae-Geun;Kim, Hyoung-Taek;Ahn, Gil-Whan
    • 한국정보통신설비학회:학술대회논문집
    • /
    • 2007.08a
    • /
    • pp.264-268
    • /
    • 2007
  • This article presents the performance evaluation case study of circuit-switched WCDMA R5MSC(Mobile Switching Center) Server and CS-MGW(Circuit Switched Media Gateway) in 3'rd generation mobile telecommunication (UMTS : Universal Mobile Telecommunication System). The presented work adopted circuit switching scenarios recommended by 3GPP(Third Generation Partnership Project) and terrestrial spectrum calculation parameters and its values defined in ITU-R M.2023 and M.1390 to do the case study on performance evaluation of circuit switched system (R5 MSC Server and CS-MGW) in WCDMA core network. This paper describes test results by using simulator which substitutes for wireless section (MS, Node-B, RNC).

  • PDF

Analysis on Dynamic Characteristic and Circuit Parameter of Linear Switched Reluctance Motor by Electromagnetic Analytical Method (전자기 해석법에 의한 직선형 스위치드 릴럭턴스 전동기의 회로정수 도출 및 동특성 해석)

  • Park, Ji-Hoon;Ko, Kyoung-Jin;Choi, Jang-Young;Jang, Seok-Myeong
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.59 no.2
    • /
    • pp.318-327
    • /
    • 2010
  • This paper deals with analysis on dynamic characteristic and circuit parameter of linear switched reluctance motor by electromagnetic analytical method. Above all, using space harmonic method, which is electromagnetic method, the air-gap flux density is analyzed in the both align and unaign positions, and the inductance profile, force characteristic and resistance per phase are calculated by means of the process. The validity of the analyzed results are demonstrated by the finite element method(FEM) and manufacture of the prototype machine. Second, the dynamic simulation is analyzed by the use of circuit parameters derived from analytical method, and the operating system of the prototype machine is manufactured to demonstrated the validity of simulation analysis. As a result, it is considered that the characteristic equation suggested in this paper will contribute to the design, analysis and application of LSRM.

Dynamic-Response-Free SMPS Using a New High-Resolution DPWM Generator Based on Switched-Capacitor Delay Technique (Switched-Capacitor 지연 기법의 새로운 고해상도 DPWM 발생기를 이용한 Dynamic-Response-Free SMPS)

  • Lim, Ji-Hoon;Park, Young-Kyun;Wee, Jae-Kyung;Song, In-Chae
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.49 no.1
    • /
    • pp.15-24
    • /
    • 2012
  • In this paper, we suggest the dynamic-response-free SMPS using a new high-resolution DPWM generator based on switched-capacitor delay technique. In the proposed system, duty ratio of DPWM is controlled by voltage slope of an internal capacitor using switched-capacitor delay technique. In the proposed circuit, it is possible to track output voltage by controlling current of the internal capacitor of the DPWM generator through comparison between the feedback voltage and the reference voltage. Therefore the proposed circuit is not restricted by the dynamic-response characteristic which is a problem in the existing SMPS using the closed-loop control method. In addition, it has great advantage that ringing phenomenon due to overshoot/undershoot does not appear on output voltage. The proposed circuit can operate at switching frequencies of 1MHz~10MHz using internal operating frequency of 100 MHz. The maximum current of the core circuit is 2.7 mA and the total current of the entire circuit including output buffer is 15 mA at the switching frequency of 10 MHz. The proposed circuit has DPWM duty ratio resolution of 0.125 %. It can accommodate load current up to 1 A. The maximum ripple of output voltage is 8 mV. To verify operation of the proposed circuit, we carried out simulation with Dongbu Hitek BCD $0.35{\mu}m$ technology parameter.