• Title/Summary/Keyword: circuit diagram

Search Result 151, Processing Time 0.03 seconds

Relaxation of the Circuit Mismatching of the Viterbi Decoder using Input Error Amplification (입력 에러 증폭 방법을 이용한 비터비 디코더의 회로 구현 미스 매칭 문제 개선)

  • Yang, Chang-Ju;Sah, Maheshwar;Lin, Haiping;Kim, Hyong-Suk
    • Proceedings of the IEEK Conference
    • /
    • 2009.05a
    • /
    • pp.175-177
    • /
    • 2009
  • 통신이나 저장 매체에서 에러 정정을 위해 사용하는 비터비 디코더를 1에 해당하는 회로와 0에 해당하는 회로로 나누어 구성하고 각 출력 값의 크기를 비교함으로써 디코딩을 수행하는 구조를 연구하였다. 특히, 디코딩회로를 하드웨어 구현 시의 mismatching에 대비하기 위해, 경로에러를 증폭하여 두 회로 출력 값 사이의 마진을 크게 하는 방법을 제안하였다. 제안한 구조에 대한 시뮬레이션 결과 노이즈가 매우 심한 경우에도 높은 에러 정정 성능을 보였다.

  • PDF

Design of an efficient algorithm for the detection of untestable paths in multi-level circuits (다단 회로에서 테스트 불가능한 경로 검출을 위한 효율적인 알고리듬의 설계)

  • Heo, Hoon;Hwang, Sun-Young
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.34C no.3
    • /
    • pp.11-22
    • /
    • 1997
  • This paper presents the design and implementation of an efficient algorithm for detecting untestable paths in multi-level circuits. Transforming multi-level circuit into a multiplexor-based one through BDD(binary decision diagram)construction, the proposed algorithm detects untestable paths in the transformed circuits. By constructing ENF (equivalent normal form) only for reconvergent paths, the proposed system detects and removes untestable paths efficiently in terms of the run-time and memory usage. Experimental results for MCNC/ISCAS benchmark circuits show that the system efficiently detects and removes untestable paths. The run-time and memory usage have been reduced by 37.7% and 60/9%, respectively, comapred to the previous methods.

  • PDF

Design of Multiple-Air-Compressor Automatic Controller for Energy Savings (에너지 절약을 위한 다수 에어컴퓨레셔 자동제어장치 설계)

  • Yang, Sung-Kyu;Kim, Gab-Soon
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.19 no.5
    • /
    • pp.53-59
    • /
    • 2020
  • This paper describes the design of a remote control device that can control the ON/OFF state of multiple air compressors using wireless communication. The main remote controller and air compressor remote controller were designed using a microprocessor (ATmega128), and the circuit diagram was configured to wirelessly communicate using A Zigbee module between the two remote controllers. The result of the measurement of wireless communication distance between the two remote controllers was more than 1.1 km.

Research on construction and application of RIMS with "intelligent BOM" (RIMS "지능형 BOM" 구축과 활용에 관한 연구)

  • Park, Soo-Choong;Lee, Do-Sun;Choi, Kwang-Suk;Son, Yung-Gin;Kim, Myung-Kyu
    • Proceedings of the KSR Conference
    • /
    • 2007.05a
    • /
    • pp.1499-1504
    • /
    • 2007
  • This dissertation explains the construction of the expert system which can manage diagnosis and administration of trouble using circuit diagram through connection between BOM and ability term and makes up for problem which have designed RIMS with name of parts. Also this dissertation explains that existing BOM has no regard organic relation of parts and functional and systematic appearance of the flow of electricity or air. Construction of expert system and "Be enlivened BOM" with flowing electricity and air can solve problems about overlapping parts carrying out other functions with the same name of parts following to simple and physical BOM management and having mistaken trouble of the end caused by basis for trouble of the end.

  • PDF

Development of Hardware In the Loop System(HILS) for Hydraulic Excavator (굴삭기용 Hardware In the Loop System(HILS) 개발)

  • 임태형;조현철;안태규;양순용;이홍선
    • Proceedings of the Korean Society of Machine Tool Engineers Conference
    • /
    • 2004.10a
    • /
    • pp.468-473
    • /
    • 2004
  • This paper deal with basic concept of Hardware In the Loop System(HILS) for hydraulic excavator. Hydraulic excavator has many nonlinearities because of P-Q diagram, dead zone and saturation of valve, single acting cylinder, heavy manipulator. So, actual test is needed when new component or control algorithm is developed but many restrictions exist. Hydraulic circuit of excavator is too complex to model mathematically but dynamic equation of manipulator has made good progress in previous studies. Basic concept of HILS and AMESim model of hydraulic components is contained in this paper.

  • PDF

A Study on Computer Aided VLSI System Design (VLSI System CAD에 관한 연구)

  • 박진수
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.8 no.1
    • /
    • pp.30-37
    • /
    • 1983
  • In this paper I have proposed a heuristic layout algorism which is important in the CAD system of VLSI. I have designed a placement algorism to be used the method which depends upon the synthetic judgment of human. The placement algorism can reflect the position of a module in a logical design circuit diagram drawn up by human beings. Also, in order to show the usefulness of the new method I have compared through a program experiment it with the former method of cluster development placement. Moreover, a routing algorism is proposed in order to reduce the excessive problem of memory capacity. Of course this new algorism compensates for the former Maze's defects.

  • PDF

Development of 750MHz CATV amplifier module using PHEMTs (PHEMT를 이용한 750MHz CATV증폭 모듈 개발)

  • 유주형;구경헌;조삼열
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.22 no.1
    • /
    • pp.72-80
    • /
    • 1997
  • A 750 MHz CATV amplifier module has been designed and fabricated using PHEMT chips on alumina board. Developed 2-stage push-pull amplifier using wire bounded PHEMT chips shows 19dB gain, 15dB return loss and 4. 2dB noise figure over 50-750MHz frequency range. These results are superior to the characteristics of the commer-cially abailable 750MHz amplifier module. In this paper, brief background of the amplifier design, the circuit diagram and the test result have been presented.

  • PDF

A Case Study for Quality Improvement Process for the PCB Manufacturing (PCB 제조에 있어서의 품질개선 사례 연구)

  • 진홍기;백인권;손기목;서정원
    • Journal of Korean Society for Quality Management
    • /
    • v.26 no.2
    • /
    • pp.106-117
    • /
    • 1998
  • The following study has been undertaken to build QIP (Quality Improvement Process) of an inner-layer process in a PCB (Printed Circuit Board) manufacturing plant. The objective of the study is stabilization and optimization of the process through quality improvement. To do that, defective factors in process are gathered by the cause and effect analysis and classified by PFD (Process Flow Diagram), key factors are found out by PFMECA (Process Failure Mode and Effect Criticalty Analisis), DOE(Design of Experiments) is a, pp.ied to those key factors to optimize the process, SPC (Statistical Process Control) chart is used to maintain the optimal conditions of the process and to improve quality continuously, and a quality management system is developed to improve quality mind and quality system for the PCB jmanufacturing plant. Overall, QIP is established to improve quality for the PCB manufacturing plant in the study.

  • PDF

A Novel Log-Domain First-Order Multifunction Filter

  • Kircay, Ali;Cam, Ugur
    • ETRI Journal
    • /
    • v.28 no.3
    • /
    • pp.401-404
    • /
    • 2006
  • A new log-domain first-order multifunction filter is proposed in this letter. The proposed filter is systematically derived using the state-space synthesis procedure from a corresponding block diagram. It provides low-pass (LP), high-pass (HP), and all-pass (AP) responses simultaneously for a single input signal. The filter circuit has a very simple structure since it uses only bipolar junction transistors (BJTs) and a grounded capacitor. It can be electronically tuned by changing an external current. The filter has a greater bandwidth due to its inherent current-mode and log-domain operations. PSPICE simulations are given to confirm the theoretical analysis.

  • PDF

A Construction Theory of Multiple-Valued Logic Sequential Machines on $GF(2^M)$

  • 박춘명;김흥수
    • Journal of the Korean Institute of Telematics and Electronics
    • /
    • v.24 no.5
    • /
    • pp.823-832
    • /
    • 1987
  • This pper presents a method for constructing multiple-valued logic sequential machines based on Galois field. First, we assign all elements in GF(2**m) to bit codes using mathematical properties of GF(2**m). Then, we realized the sequencial machine circuits with and withoutm feed-back. 1) Sequential machines with feed-back are constructed by using only MUX from state-transition diagram expressing the information of sequential machines. 2) Sequential machines without feed-back are constructed by following steps. First, we assigned states in state-transition disgram to state bit codes, then obtained state function and predecessor table explaining the relationship between present states and previous states. Next, we obtained next-state function from state function and predecessor table. Finally we realized the circuit using MUX and decoder.

  • PDF