• Title/Summary/Keyword: capacitance - voltage (C-V)

Search Result 321, Processing Time 0.028 seconds

Characteristics of the Crystal Structure and Electrical Properties of Metal/Ferroelectric/Insulator/Semiconductor (Metal/Ferroelectric/Insulator/Semiconductor 구조의 결정 구조 및 전기적 특성에 관한 연구)

  • 신동석;최훈상;최인훈;이호녕;김용태
    • Journal of the Korean Vacuum Society
    • /
    • v.7 no.3
    • /
    • pp.195-200
    • /
    • 1998
  • We have investigated the crystal structure and electrical properties of Pt/SBT/$CeO_2$/Si(MFIS) and Pt/SBT/Si(MFS) structures for the gate oxide of ferroelectric memory. XRD spectra and SEM showed that the SBT film of SBT/$CeO_2$/Si structure had larger grain than that of SBT/Si structure. Furthermore HRTEM showed that SBT/$CeO_2$/Si had 5 nm thick $SiO_2$layer and very smooth interface but SBT/Si had 6nm thick $SiO_2$layer and 7nm thick amorphous intermediate interface. Therefore, $CeO_2$film between SBT film and Si substrate is confirmed as a good candidate for a diffusion barrier. The remanent polarization decreased and coercive voltage increased in Pt/SBT/$CeO_2/Pt/SiO_2$/Si structure. This effect may increase memory window of MFIS structure directly related to the coercive voltage. From the capacitance-voltage characteristics, the memory of Pt/SBT(140 nm)/$CeO_2$(25 nm)/Si structure were in the range of 1~2 V at the applied voltage of 4~6 V. The memory window increased with the thickness of SBT film. These results may be due to voltage applied at SBT films. The leakage currents of Pt/SBT/$CeO_2$/Si and Pt/SBT/Si were $ 10^8A/\textrm{cm}^2$ and $ 10^6 A/\textrm{cm}^2$, respectively.

  • PDF

Effect of the fixed oxide charge on the metal-oxide-silicon-on-insulator structures (metal-oxide-silicon-on-insulator 구조에서 고정 산화막 전하가 미치는 영향)

  • Jo, Yeong-Deuk;Kim, Ji-Hong;Cho, Dae-Hyung;Moon, Byung-Moo;Koh, Jung-Hyuk;Ha, Jae-Geun;Koo, Sang-Mo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.83-83
    • /
    • 2008
  • Metal-oxide-silicon-on-insulator (MOSOI) structures were fabricated to study the effect caused by reactive ion etching (RIE) and sacrificial oxidation process on silicon-on-insulator (SOI) layer. The MOSOI capacitors with an etch-damaged SOI layer were characterized by capacitance-voltage (C-V) measurements and compared to the sacrificial oxidation treated samples and the reference samples without etching treatment. The measured C-V curves were compared to the numerical results from 2-dimensional (2-D) simulations. The measurements revealed that the profile of C-V curves significantly changes depending on the SOI surface condition of the MOSOI capacitors. The shift in the measured C-V curves, due to the difference of the fixed oxide charge ($Q_f$), together with the numerical simulation analysis and atomic force microscopy (AFM) analysis, allowed extracting the fixed oxide charges ($Q_f$) in the structures as well as 2-D carrier distribution profiles.

  • PDF

Comparison of Catalyst Support Degradation of PEMFC Electrocatalysts Pt/C and PtCo/C (PEMFC 전극촉매 Pt/C와 PtCo/C의 촉매 지지체 열화비교)

  • Sohyeong Oh;Yoohan Han;Minchul Chung;Donggeun Yoo;Kwonpil Park
    • Korean Chemical Engineering Research
    • /
    • v.61 no.3
    • /
    • pp.341-347
    • /
    • 2023
  • In PEMFC, PtCo/C alloy catalysts are widely used because of good performance and durability. However, few studies have been reported on the durability of carbon supports of PtCo/C evaluated at high voltages (1.0~1.5 V). In this study, the durability of PtCo/C catalysts and Pt/C catalysts were compared after applying the accelerated degradation protocol of catalyst support. After repeating the 1.0↔1.5V voltage change cycles, the mass activity, electrochemical surface area (ECSA), electric double layer capacitance (DLC), Pt dissolution and the particle growth were analyzed. After 2,000 cycles of voltage change, the current density per catalyst mass at 0.9V decreased by more than 1.5 times compared to the Pt/C catalyst. This result was because the degradation rate of the carbon support of the PtCo/C catalyst was higher than that of the Pt/C catalyst. The Pt/C catalyst showed more than 1.5 times higher ECSA reduction than the PtCo/C catalyst, but the corrosion of the carbon support of the Pt/C catalyst was small, resulting in a small decrease in I-V performance. In order to improve the high voltage durability of the PtCo/C catalyst, it was shown that improving the durability of the carbon support is essential.

Electrical properties of metal-oxide-semiconductor structures containing Si nanocrystals fabricated by rapid thermal oxidation process (급속열처리산화법으로 형성시킨 $SiO_2$/나노결정 Si의 전기적 특성 연구)

  • Kim, Yong;Park, Kyung-Hwa;Jung, Tae-Hoon;Park, Hong-Jun;Lee, Jae-Yeol;Choi, Won-Chul;Kim, Eun-Kyu
    • Journal of the Korean Vacuum Society
    • /
    • v.10 no.1
    • /
    • pp.44-50
    • /
    • 2001
  • Metal oxide semiconductor (MOS) structures containing nanocrystals are fabricated by using rapid thermal oxidations of amorphous silicon films. The amorphous films are deposited either by electron beam deposition method or by electron beam deposition assisted by Ar ion beam during deposition. Post oxidation of e-beam deposited film results in relatively small hysteresis of capacitance-voltage (C-V) and the flat band voltage shift, $\DeltaV_{FB}$ is less than 1V indicative of the formation of low density nanocrystals in $SiO_2$ near $SiO_2$/Si interface. By contrast, we observe very large hysteresis in C-V characteristics for oxidized ion-beam assisted e-beam deposited sample. The flat band voltage shift is larger than 22V and the hysteresis becomes even broader as increasing injection times of holes at accumulation condition and electrons at inversion condition. The result indicates the formation of slow traps in $SiO_2$ near $SiO_2$/Si interface which might be related to large density nanocrystals. Roughly estimated trap density is $1{\times}10^{13}cm^{-2}$. Such a large hysteresis may be explained in terms of the activation of adatom migration by Ar ion during deposition. The activated migration may increase nucleation rate of Si nuclei in amorphous Si matrix. During post oxidation process, nuclei grow into nanocrystals. Therefore, ion beam assistance during deposition may be very feasible for MOS structure containing nanocrystals with large density which is a basic building block for single electron memory device.

  • PDF

Electrical Properties of CuPc FET Using Two-type Electrode Structure (두 가지 타입의 CuPC FET 전극 구조에서의 전기적 특성)

  • Lee, Won-Jae;Lee, Ho-Shik
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.24 no.12
    • /
    • pp.988-991
    • /
    • 2011
  • We fabricated a copper phthalocyanine (CuPc) based field-effect transistor with different device structure as a bottom and top contact FET. Also, we used a $SiO_2$ as a gate insulator and analyzed using a current-voltage (I-V) characteristics of the bottom and top contact CuPc FET device. In order to discuss the channel formation, we were observed the capacitance-gate voltage(C-V) characteristics of the bottom and top contact CuPc FET device.

Bipolar Characteristics of Organic Field-effect Transistor Using F16CuPc with Active Layer ($F_{16}CuPC$를 활성층으로 사용한 유기전계효과트랜지스터의 바이폴라 특성연구)

  • Lee, Ho-Shik;Park, Young-Pil;Cheon, Min-Woo;Kim, Tae-Gon;Kim, Young-Phyo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.303-304
    • /
    • 2009
  • We fabricated organic field-effect transistors (OFETs) based a fluorinated copper phthalocyanine. ($F_{16}CuPc$) as an active layer. And we observed the surface morphology of the $F_{16}CuPc$ thin film. The $F_{16}CuPc$ thin film thickness was 40nm, and the channel length was $50{\mu}m$, channel width was 3mm. We observed the typical current-voltage (I-V) characteristics and capacitance-voltage (C-V) in $F_{16}CuPc$ FET and we calculated the effective mobility.

  • PDF

Electrical Properties of Field Effect Transistor using F16CuPc (F16CuPc를 이용한 Field Effect Transistor의 전기적 특성 연구)

  • Lee, Ho-Shik;Park, Young-Pil;Cheon, Min-Woo
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.11a
    • /
    • pp.389-390
    • /
    • 2008
  • We fabricated organic field-effect transistors (OFETs) based a fluorinated copper phthalocyanine ($F_{16}CuPc$) as an active layer. And we observed the surface morphology of the $F_{16}CuPc$ thin film. The $F_{16}CuPc$ thin film thickness was 40nm, and the channel length was $50{\mu}m$, channel width was 3mm. We observed the typical current-voltage (I-V) characteristics and capacitance-voltage (C-V) in $F_{16}CuPc$ FET and we calculated the effective mobility.

  • PDF

Properties of FET using Activative Materials with F16CuPc (F16CuPc를 활성층으로 사용한 FET의 특성 연구)

  • Lee, Ho-Shik;Park, Young-Pil
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.04b
    • /
    • pp.43-44
    • /
    • 2009
  • We fabricated organic field-effect transistors (OFETs) based a fluorinated copper phthalocyanine ($F_{16}CuPc$) as an active layer. And we observed the surface morphology of the $F_{16}CuPc$ thin film. The $F_{16}CuPc$ thin film thickness was 40nm, and the channel length was $50{\mu}m$, channel width was 3mm. We observed the typical current-voltage (I-V) characteristics and capacitance-voltage (C-V) in $F_{16}CuPc$ FET and we calculated the effective mobility.

  • PDF

Electrical Characterization of $HfO_2$/Hf/Si(sub) Films Grown by Atomic Layer Deposition (ALD방법으로 성장된 $HfO_2$/Hf/Si 박막의 전기적 특성)

  • Lee, Dae-Gab;Do, Seung-Woo;Lee, Jae-Sung;Lee, Yong-Hyun
    • Proceedings of the IEEK Conference
    • /
    • 2006.06a
    • /
    • pp.565-566
    • /
    • 2006
  • In this work, We study electrical characterization of $HfO_2$/Hf/Si films grown by Atomic Layer Deposition(ALD). Through AES(Auger Electron Spectroscopy), capacitance-voltage(C-V) and current-voltage(I-V) analysis, the role of Hf layer for the better $HfO_2$/Si interface property was investigated. We found that Hf metal layer in our structure effectively suppressed the generation of interfacial $SiO_2$ layer between $HfO_2$ film and silicon substrate.

  • PDF

Electrical Properties of FET using F16CuPc (F16CuPc를 이용한 FET의 전기적 특성 연구)

  • Lee, Ho-Shik;Park, Young-Pil
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2008.06a
    • /
    • pp.504-505
    • /
    • 2008
  • We fabricated organic field-effect transistors (OFETs) based a fluorinated copper phthalocyanine ($F_{16}CuPc$) as an active layer. And we observed the surface morphology of the $F_{16}CuPc$ thin film. The $F_{16}CuPc$ thin film thickness was 40nm, and the channel length was $50{\mu}m$, channel width was 3mm. We observed the typical current-voltage (I-V) characteristics and capacitance-voltage (C-V) in $F_{16}CuPc$ FET and we calculated the effective mobility.

  • PDF