• Proceedings of the KIEE Conference
• /
• 1999.07g
• /
• pp.2876-2878
• /
• 1999

There have been several tipical methods being used to measure the fuzziness (entropy) of fuzzy sets. Pedrycz is the original motivation of this paper. This paper studies the entropy variation on the fuzzy numbers with arithmetic operations(addition, subtraction, multiplication). It is shown that through the arithmetic operations, the entropy of the resultant fuzzy number has the arithmetic relation with the entropy of each original fuzzy number. This paper generalize earlier results of Pedrycz [FSS 64(1994) 21-30] and Wang and Chiu [FSS 103(1999) 443-455].

• Journal for History of Mathematics
• /
• v.15 no.2
• /
• pp.101-112
• /
• 2002

Gu-Jang-San-Sul is a book of Chinese ancient mathematics and has had an impact on Korean mathematics. The book is organized into nine chapters and each chapter is composed of problems, answers, and their computation algorithms. The contents reflect the practicality of Chinese mathematics. Especially the first chapter covers the computation of fractions for land surveying. This paper suggests how the computation methodology is used in teaching fractions for primary school students. Five strategies for fractions related to the reduction, addition, subtraction, multiplication, and division are followed by: 1) developing the ability to apply rules to problems by practicing the computation process according to the given algorithm; 2) developing the communication skill by comparing the differences of various computation algorithms; 3) setting computation problems; 4) understanding the characteristics of terminology in mathematics; and 5) being exposed to new ideas in mathematics.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.28A no.11
• /
• pp.915-922
• /
• 1991

This research paper presents an ALU unit using 1.0$\mu$m CMOS technology capable of doing IEEE standard single and double precision floating poing calculation within 32ns (2 clock) at 60 MHz clock speed. This 32ns speed was achieved by using 9ns 1's complement arithmetic 54 bit carry select adder instead of previous 2's complement adders. On the first cycle, this adder is used for addition or subtraction and the second cycle uses this adder for rounding. This reduces the number of required adders from two to one. Speed improvement is 2 to 5 times compared with previous 40MHz design. Design goal was 60MHz, however, this unit is functioning at 80 MHz at room temperature.

• Korean Institute of Interior Design Journal
• /
• v.16 no.6
• /
• pp.65-76
• /
• 2007

This research is progressed on the premise that there is a basic rule to organize a space in form generation process. In this study first, antecedent researches are inquired, and formal vocabularies related with form generation in space design are founded. Generally in the organizing process of spatial form designer could have selectively combined formal vocabularies consciously or unconsciously, and these formal vocabularies related with form generation are classified with 'formal elements' and 'spatial relationships'. First, as formal elements '2-dimensional line elements(rectilinear, oblique-linear, curvilinear)' are chosen. Second, formal vocabularies of 'spatial relationships' are 37 extracted from literatures related with architectural language or spatial language. Among them there are several vocabularies with similar or same meaning, they are unitized to representative one. Thereupon 20 vocabularies are finally selected as the formal vocabularies of 'spatial relationships', they are addition, subtraction, intersection, superimposition, juxtaposition, shifting, rotation, reflection, scaling, stretching, shear, bending, folding, distortion, articulation, deconstruction, symmetry, repetition, proportion, and asymmetry.

• Proceedings of the KIPE Conference
• /
• 2002.11a
• /
• pp.59-61
• /
• 2002

This research investigates electron beam to specification energy to Module that was generalized and schematized difference of curved line after existing V-I efficiency characteristic curve and irradiation. And will analyze cause of Si crystal Solar cell's efficiency addition and subtraction by 80keV electron beam investigation.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.711-714
• /
• 2005

We propose floating point arithmetic units for geometry operation of mobile 3D graphic processor. The proposed arithmetic units conform to the single precision format of IEEE standard 754-1985 that is a standard of floating point arithmetic. The rounding algorithm applies the nearest toward zero form. The proposed adder/subtraction unit and multiplier have one clock cycle latency, and the inversion unit has three clock cycle latency. We estimate the required numbers of arithmetic operation for Viewing transformation. The first stage of geometry operation is composed with translation, rotation and scaling operation. The translation operation requires three addition and the rotation operation needs three addition and six multiplication. The scaling operation requires three multiplication. The viewing transformation is performed in 15 clock cycles. If the adder and the multiplier have their own in/out ports, the viewing transformation can be done in 9 clock cycles. The error margin of proposed arithmetic units is smaller than $10^{-5}$ that is the request in the OpenGL standard. The proposed arithmetic units carry out operations in 100MHz clock frequency.

• The Journal of the Acoustical Society of Korea
• /
• v.9 no.2
• /
• pp.34-41
• /
• 1990

The energy parameter is widely used in pre-processing of speech signals, because it represent the phoneme characteristics of well But, the energy parameter is affected by the window length during the extracting. Thus, in this paper, the window length effects are studied in detail, and we proposed a new energy extraction algorithm that reduces the length effects. The energy contours with this algorithm are well representing for the characteristics of speech phonemes. And the computations to implement the algorithm are only required one subtraction, one addition, and two comparison aperation per speech sample.

• Transactions of the Korean Society of Mechanical Engineers
• /
• v.13 no.1
• /
• pp.59-66
• /
• 1989

The purpose of this study is to develop a personal computer aided 3-D geometric modeller. To perform this study, we set up a cube, cylinder, and a prism as primitives in the first segment of this study. By modelling the 3-D object through their transformation, addition, and subtraction, we proved the validity of the developed algorithm and its computer program. Some examples show the results of applying the program to model a few simple shapes of the machine parts. These results met the first aim of this study.

• The Journal of the Korea Contents Association
• /
• v.10 no.3
• /
• pp.1-9
• /
• 2010

In this paper, we propose a new method of improving accuracy of motion estimation in mobile environments, compared with Rosten's algorithm. The present method selects corners as feature points. The Rosten's algorithm uses simple addition and subtraction to detect the corners. Although it has the advantage of faster processing speed, Rosten's algorithm has a drawback of low performance in motion estimation. We use the NCC(Normalized Cross Correlation) coefficients to match the corners, and remove in two steps the outliers of inaccurate matching corners. We compare the proposed algorithm with Rosten's algorithm by applying both to the real images. We find that the proposed method shows better performance than Rosten's algorithm in motion estimation. In addition, we implement the present method on mobile devices and confirm that it works in mobile environments in real time.

• Journal of the Institute of Electronics Engineers of Korea CI
• /
• v.40 no.6
• /
• pp.32-38
• /
• 2003

An excess-3 code adde $r_tracter circuit is proposed for human friendly decimal computation. Carry lookahead (CLA) circuitry can be used to enhance decimal computation speed. The proposed excess-3 adde $r_tracter employs improved CLA and compensation circuitry recoding computation delay. The circuitry used for addition is used for subtraction without further modification. Substantial speed improvement is obtained compared to conventional designs.signs.