• The Transactions of the Korean Institute of Electrical Engineers P
• /
• v.65 no.2
• /
• pp.114-121
• /
• 2016

This paper is Instant space vector PWM(Pulse Width Modulation)power conversion devices in switching power semiconductors from my generation to losses and switching when the voltage surge and current surge of electronic noise(EMI: Electro Magnetic Interference / RFI: Radio Frequency Interference)to effectively minimize the power soft-switching power conversion circuit topologies of auxiliary resonant DC tank for the purpose of high performance realization of the electric power conversion system by the high-speed switching of a semiconductor device(AQRDCT simultaneously : an active auxiliary resonance using auxiliary Quasi-resonant DC tank)DC link snubber switch has adopted a three-phase voltage inverter. AQRDCL proposed in this paper can reduce the effective and current peak stress of the power semiconductors of the auxiliary resonant snubber circuit compared to the conventional active-resonant DC link snubber, it is not necessary to install the clamp switch of the auxiliary resonant DC link, DC the peak current and power loss of the bus line can be reduced.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.14 no.4
• /
• pp.285-292
• /
• 2009

In this paper, when ac motors are driven by the diode rectifier/Z-source inverter system, the common-mode voltages of system are analyzed in details under both the shoot-through state and non-shoot-through state through equivalent circuits. Then a modified space vector modulation strategy is suggested for attenuating the negative common-mode voltage by eliminating the zero voltage vector, and also controlling the shoot-through time. Through the simulation studies with PSIM and experiments with 32-bit DSP, it is verified that the negative common-mode voltage can be reduced by more than 50%.

• Proceedings of the KIPE Conference
• /
• 2001.12a
• /
• pp.181-184
• /
• 2001

In this paper, a novel overmodulation strategy for space-vector PWM(SVPWM) inverters to utilize dc link voltage fully is presented. The proposed strategy uses the concept of SVPWM based on the zero sequence signal(offset voltage) injection principle. So, by modifying the pole voltage simply, the linear control of inverter output voltage over the whole overmodulation range can be achieved easily. The validity of the proposed strategy is confirmed by the experimental results.

• The Transactions of the Korean Institute of Electrical Engineers A
• /
• v.51 no.9
• /
• pp.460-466
• /
• 2002

A reliable fault phase selection algorithm plays a very important role in transmission line protection, Particularly in Extra High Voltage (EHV) networks. The conventional fault phase selection algorithm used the phase difference between positive and negative sequence current excluding load current. But, it is difficult to pick out only fault current since we can not know when a fault occurs and select the fault phase in weak-infeed conditions that dominate zero-sequence current in phase current. The proposed algorithm can select the accurately fault phase using the sum of unit vectors which are calculated by positive-sequence voltage and negative-sequence voltage.

• Journal of Industrial Technology
• /
• v.21 no.A
• /
• pp.51-57
• /
• 2001

In this paper, a novel overmodulation strategy for space-rector PWM(SYPWM) inverters to utilize dc link voltage fully is presented. The proposed strategy uses the concept of SVPWM based on the zero sequence signal(offset voltage) injection principle. So, by modifying the pole voltage simply, the linear control of inverter output voltage over the whole overmodulation range can be achieved easily. The proposed strategy is so simple that its practical implementation is easy. The validity of the proposed strategy is confirmed by the experimental results.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.53 no.11
• /
• pp.664-670
• /
• 2004

This paper presents a new velocity estimation strategy of a non-salient permanent magnet synchronous motor (PMSM) drive without high frequency signal injection or special PWM pattern. This approach is based on the d-axis current regulator output voltage of the drive system that has the information of rotor position error. The rotor velocity can be estimated through a rotor position tracking PI controller that controls the position error to zero. For zero and low speed operation, PI controller gains of rotor position tracking controller have a variable structure according to the estimated rotor velocity. In order to boost the bandwidth of PI controller around zero speed, a loop recovery technique is applied to the control system. The proposed method only requires the flux linkage of permanent magnet and is insensitive to the parameter estimation error and variation. The designers can easily determine the possible operating range with a desired bandwidth and perform the vector control even at low speeds. The experimental results show the satisfactory operation of the proposed sensorless algorithm under rated load conditions.

• The Transactions of the Korean Institute of Electrical Engineers B
• /
• v.53 no.9
• /
• pp.562-568
• /
• 2004

The frequency and phase angle of the utility voltage are important in many industrial systems. In the three-phase system, they can be easily known by using the utility voltage vector. However, in the case of single phase system, there are some difficulties in detecting the information of utility voltage. In conventional system, the zero-crossing detection method is widely used, but could not obtain the information of utility voltage instantaneously. In this paper, the new digital PLL control using virtual two phase detector is proposed with a detailed analysis of single-phase digital PLL control for utility connected systems. The experimental results under various utility conditions are presented and demonstrate an excellent phase tracking capability in the single-phase grid-connected operation.

• Proceedings of the KIEE Conference
• /
• 1998.07f
• /
• pp.1882-1885
• /
• 1998

This paper proposes the advanced PWM method which can reduce common-mode voltage in 3 phase PWM converter/inverter system. By shifting the zero voltage vector of inverter in a sampling period, it is possible to cancel out a common-mode voltage pulse defined by switching functions of converter and inverter. Without any loss of control performance of converter/inverter system, overall common-mode voltage can be reduced by one-third compared with that of conventional PWM scheme.

• Journal of Electrical Engineering and Technology
• /
• v.9 no.2
• /
• pp.489-500
• /
• 2014

This paper presents a simple modified unipolar carrier-based pulsewidth modulation (CB-PWM) strategy for the three-level neutral-point-clamped (NPC) voltage source inverter (VSI). Analytical expressions for the relationship between modulation reference signals and output voltages are derived. The proposed modulation technique for the three-level NPC VSI includes the maximum and minimum of the three-phase sinusoidal reference voltages with zero-sequence voltage injection concept. The proposed modified CB-PWM strategy incorporates a novel method that requires only of one triangular carrier wave for generate the gating pulses in three-level NPC VSI. It has the advantages of being simplifying the algorithm with no need of complex two/multi-carrier pulsewidth modulation or space vector modulation (SVM) and it's also simple to implement. The possibility of the proposed CB-PWM technique has been verified though computer simulation and experimental results.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.64 no.11
• /
• pp.1564-1570
• /
• 2015

This paper intends to suggest a sensing circuit of PWM voltage for a motor emulator operated in the inverter. In the emulation of the motor using a power converter, it is necessary to measure instantaneous voltage at the PWM voltage loaded from the inverter. Using a filter can generate instantaneous voltage, while it is difficult to follow the rapidly changing inverter voltage caused by the propagation delay and signal attenuation. The method of measuring the duty of PWM using FPGA can generate output voltage from the one-cycle delay of PWM, while the cost of hardware is increasing in order to acquire high precision. This paper suggests a PWM voltage sensing circuit using the analogue system that shows high precision, one-cycle delay of PWM and low-cost hardware. The PWM voltage sensing circuit works in the process of integrating input voltage for valid time by comparing levels of three-phase PWM input voltage, and produce the output value integrated at zero vector. As a result of PSIM simulation and the experiment with the produced hardware, it was verified that the suggested circuit in this paper is valid.