• Journal of Power Electronics
• /
• v.18 no.4
• /
• pp.975-984
• /
• 2018

This work presents a high efficiency phase shifted full bridge (PSFB) DC-DC converter for use in the second stage of a battery charger for neighborhood electrical vehicle (EV) applications. In the design of the converter, Lithium-ion battery cells are preferred due to their high voltage and current rates, which provide a high power density. This requires wide range output voltage regulation for PSFB converter operation. In addition, the battery charger works with a light load when the battery charge voltage reaches its maximum value. The soft switching of the PSFB converter depends on the dead time optimization and load condition. As a result, the converter has to work with soft switching at a wide range output voltage and under light conditions to reach high efficiency. The operation principles of the PSFB converter for the continuous current mode (CCM) and the discontinuous current mode (DCM) are defined. The performance of the PSFB converter is analyzed in detail based on wide range output voltage and load conditions in terms of high efficiency. In order to validate performance analysis, a prototype is built with 42-54 V / 15 A output values at a 200 kHz switching frequency. The measured maximum efficiency values are obtained as 94.4% and 76.6% at full and at 2% load conditions, respectively.

• Journal of Power Electronics
• /
• v.16 no.6
• /
• pp.2024-2034
• /
• 2016

This paper presents a DC-DC buck converter with a Phase-Locked Loop (PLL) that can compensates for power efficiency degradation over a wide input range. Its switching frequency is kept at 2 MHz and the delay difference between the High side driver and the Low side driver can be minimized with respect to Process, Voltage and Temperature (PVT) variations by adopting the PLL. The operation mode of the proposed DC-DC buck converter is automatically changed to Pulse Width Modulation (PWM) or PWM frequency modes according to the load condition (heavy load or light load) while supporting a maximum load current of up to 1.2 A. The PWM frequency mode is used to extend the CCM region under the light load condition for the PWM operation. As a result, high efficiency can be achieved under the light load condition by the PWM frequency mode and the delay compensation with the PLL. The proposed DC-DC buck converter is fabricated with a $0.18{\mu}m$ BCD process, and the die area is $3.96mm^2$. It is implemented to have over a 90 % efficiency at an output voltage of 5 V when the input range is between 8 V and 20 V. As a result, the variation in the power efficiency is less than 1 % and the maximum efficiency of the proposed DC-DC buck converter with the PLL is 95.4 %.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.17 no.5
• /
• pp.461-469
• /
• 2012

This paper deals with LLC resonant converter for communication power supply. Generally, the load range of communication power is very wide. However, voltage conversion ratio of LLC converter is highly dependent of load condition. So, it is not easy to design of robust power supply along with the wide load condition. Especially, it is not possible to meet the required low voltage conversion ratio for low output voltage with high input voltage under the light load condition. To solve this problem, in this paper, a new duty control interlinked with operational frequency has been proposed. To prove the usefulness of the proposed control method, the simulation and experiments were carried out. The simulation and experimental results show the usefulness of the proposed control method.

• Journal of Electrical Engineering and Technology
• /
• v.11 no.6
• /
• pp.1656-1663
• /
• 2016

A capacitive wireless power transfer (C-WPT) system uses an electric field to transmit power through a physical isolation barrier which forms a pair of ac link capacitors between the metal plates. However, the physical dimension and low dielectric constant of the interface medium severely limit the effective link capacitance to a level comparable to the main switch output capacitance of the transmitting circuit, which thus narrows the soft-switching range in the light load condition. Moreover, by fundamental limit analysis, it can be proved that such a low link capacitance increases operating frequency and capacitor voltage stress in the full load condition. In order to handle these problems, this paper investigates optimal design of double matching transformer networks for C-WPT. Using mathematical analysis with fundamental harmonic approximation, a design guideline is presented to avoid unnecessarily high frequency operation, to suppress the voltage stress on the link capacitors, and to achieve wide ZVS range even with low link capacitance. Simulation and hardware implementation are performed on a 5-W prototype system equipped with a 256-pF link capacitance and a 200-pF switch output capacitance. Results show that the proposed scheme ensures zero-voltage-switching from full load to 10% load, and the switching frequency and the link capacitor voltage stress are kept below 250 kHz and 452 V, respectively, in the full load condition.

• Proceedings of the KIPE Conference
• /
• 2005.07a
• /
• pp.279-282
• /
• 2005

Recently, due to the launching of digital broadcasting service, a demand of PDP TV with large screen size is sharply rising. PDP power module is mainly divided into power factor correction (PFC) stage and sustaining power stage. Especially, sustaining power module has pulsating load characteristics. So, the hard switching at light load condition causes low efficiency and thermal problem. Therefore, a new power conversion circuit for sustaining power module of 60' PDP is proposed whose ZVS is obtained by additional ZVS tank. This paper presents properties of the proposed converter through mode analysis, numerical analysis. And a 900w prototype for sustaining power module of 60' PDP is produced to verify the analytic results. As an experimental results, ZVS is achieved from full load to 10% load variation and more than 92% of high efficiency is obtained at 10% load condition.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.10 no.6
• /
• pp.578-586
• /
• 2005

Recently, due to the launch of digital broadcasting service, the demand of Flat Panel Display (FPD) is sharply rising. Among them, the PDP is expected to be one of the most promising digital displays of next generation because of its large screen size, high resolution, thinness and board field of view. Meanwhile, the PDP uses ADS (Address Display-period Separation) scheme which divide one subfield into address and sustaining period to express the grey scale of images. Since the output of sustaining power module Is mostly used for sustaining period, the load of the sustaining power module can be considered as a pulsating load. Due to this particular load condition, if the wide ZVS range of the power switches is not guaranteed, the hard switching causes large amount of switching loss and serious thermal problem in power module. In this paper, a high efficiency power conversion circuit for 60' PDP sustaining power module which achieves wide ZVS range with the help of additional ZVS tank is proposed. According to the various gating methods, the different operations of the proposed converter are presented. And, to confirm the properties of the proposed converter, an experimental prototype of 900W power converter is constructed md tested. As a result, more than $92\%$ of high efficiency is obtained at $10\%$ load condition, and the ZVS operation is achieved from full load to $10\%$ load condition.

• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.49 no.8
• /
• pp.35-40
• /
• 2012

In DC-DC converters, a PWM/PFM dual mode control method is commonly used to maintain a high efficiency over a wide range of load variation. Since the control mode is selected according to the load condition, the chip area is increased due to additional circuit for mode control and the optimum efficiency cannot be achieved around the mode transition point. To solve such problems, a new integrated control method is proposed in this paper, in which a PLL is used in the current mode PWM control circuit instead of an oscillator. The proposed integrated control method is verified through a design of a buck converter using PSIM simulation. Simulation of the complete buck converter circuit by Cadence Spectre showed a maximum efficiency of 94.7% at a load current of 250mA and an efficiency of 85.4% at a load current of 10mA under the light load condition.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.15 no.2
• /
• pp.292-300
• /
• 2015

This paper proposes a high-efficiency, dual-mode PWM / linear buck converter with a wide-input range. The proposed converter was designed with a mode selector that can change the operation between PWM / linear mode by sensing a load current. The proposed converter operates in a linear mode during a light load and in PWM mode during a heavy load condition in order to ensure high efficiency. In addition, the mode selector uses a bit counter and a transmission gate designed to protect from a malfunction due to noise or a time-delay. Also, in conditions between $-40^{\circ}C$ and $140^{\circ}C$, the converter has variations in temperature of $0.5mV/^{\circ}C$ in the PWM mode and of $0.24mV/^{\circ}C$ in the linear mode. Also, to prevent malfunction and breakdown of the IC due to static electricity, the reliability of IC was improved by embedding a self-produced 8 kV-class(Chip level) ESD protection circuit of a P-substrate Triggered SCR type with high robustness characteristics.

• Proceedings of the KIEE Conference
• /
• 1999.07f
• /
• pp.2487-2489
• /
• 1999

This paper proposes a wide speed range sensorless vector control strategy. At low speed region, the difference of high frequency impedances is used in order to estimate the rotor flux angle. At high speed region this algorithm is combined with the adaptive observer. It enables the stable operation even at zero speed under the rated load condition This is verified by experimental results.

• Transactions of the Korean Society of Automotive Engineers
• /
• v.10 no.1
• /
• pp.17-23
• /
• 2002

In order to reduce exhaust emissions from diesel engine under wide operating range, an experimental study based on a new concept of combustion called HCDC(Homogeneous Charge Diesel Combustion) was conducted. In this concept, most of the fuel is supplied as premixed homogeneous charge and the rest is directly injected into a cylinder to ignite. In this study we compared combustion characteristics of an HCDC engine with those of conventional diesel engines. At high premixed fuel ratio and high load range, it was observed that premixed combustion heat release rate was low and diffusion combustion duration was shorten. from this experiment, it was found that NOx is reduced by the lower maximum temperature and soot is reduced by rapid combustion during diffusion combustion phase.