• Title/Summary/Keyword: Wafer Alignment

Search Result 54, Processing Time 0.025 seconds

KrF 엑시머 레이저를 이용한 웨이퍼 스텝퍼의 제작 및 성능분석

  • 이종현;최부연;김도훈;장원익;이용일;이진효
    • Korean Journal of Optics and Photonics
    • /
    • v.4 no.1
    • /
    • pp.15-21
    • /
    • 1993
  • This paper describes the design and development of a KrF excimer laser stepper and discusses the detailed system parameters and characterization data obtained from the performance test. We have developed a deep UV step-and-repeat system, operating at 248 nm, by retrofitting a commercial modules such as KrF excimer laser, precision wafer stage and fused silica illumination and 5X projection optics of numerical aperture 0.42. What we have developed, to the basic structure, are wafer alignment optics, reticle alignment system, autofocusing/leveling mechanisms and environment chamber. Finally, all these subsystem were integrated under the control of microprocessor-based controllers and computer. The wafer alignment system comprises the OFF-AXIS and the TTL alignment. The OFF-AXIS alignment system was realized with two kinds of optics. One is the magnification system with the image processing technique and the other is He-Ne laser diffraction type system using the alignment grating on the wafer. 'The TTL alignment system employs a dual beam inteferometric method, which takes advantages of higher diffraction efficiency compared with other TTL type alignment systems. As the results, alignment accuracy for OFF-AXIS and TTL alignment system were obtained within 0.1 $\mu\textrm{m}$/ 3 $\sigma$ for the various substrate on the wafers. The wafer focusing and leveling system is modified version of the conventional systems using position sensitive detectors (PSD). This type of detection method showed focusing and leveling accuracies of about $\pm$ 0.1 $\mu\textrm{m}$ and $\pm$ 0.5 arcsec, respectively. From the CD measurement, we obtained 0.4 $\mu\textrm{m}$ resolution features over the full field with routine use, and 0.3 $\mu\textrm{m}$ resolution was attainable under more strict conditions.

  • PDF

θz Stage Design and Control Evaluation for Wafer Hybrid Bonding Precision Alignment (Wafer Hybrid Bonding 정밀 정렬을 위한 θz 스테이지 설계 및 제어평가)

  • Mun, Jea Wook;Kim, Tae Ho;Jeong, Yeong Jin;Lee, Hak Jun
    • Journal of the Semiconductor & Display Technology
    • /
    • v.20 no.4
    • /
    • pp.119-124
    • /
    • 2021
  • In a situation where Moore's law, which states that the performance of semiconductor integrated circuits doubles every two years, is showing a limit from a certain point, and it is difficult to increase the performance due to the limitations of exposure technology.In this study, a wafer hybrid method that can increase the degree of integration Various research on bonding technology is currently in progress. In this study, in order to achieve rotational precision between wafers in wafer hybrid bonding technology, modeling of θz alignment stage and VCM actuator modeling used for rotational alignment, magnetic field analysis and desgin, control, and evaluation are performed. The system of this study was controlled by VCM actuator, capactive sensor, and dspace, and the working range was ±7200 arcsec, and the in-position and resoultion were ±0.01 arcsec. The results of this study confirmed that safety and precise control are possible, and it is expected to be applied to the process to increase the integration.

Micro-bump Joining Technology for 3 Dimensional Chip Stacking (반도체 3차원 칩 적층을 위한 미세 범프 조이닝 기술)

  • Ko, Young-Ki;Ko, Yong-Ho;Lee, Chang-Woo
    • Journal of the Korean Society for Precision Engineering
    • /
    • v.31 no.10
    • /
    • pp.865-871
    • /
    • 2014
  • Paradigm shift to 3-D chip stacking in electronic packaging has induced a lot of integration challenges due to the reduction in wafer thickness and pitch size. This study presents a hybrid bonding technology by self-alignment effect in order to improve the flip chip bonding accuracy with ultra-thin wafer. Optimization of Cu pillar bump formation and evaluation of various factors on self-alignment effect was performed. As a result, highly-improved bonding accuracy of thin wafer with a $50{\mu}m$ of thickness was achieved without solder bridging or bump misalignment by applying reflow process after thermo-compression bonding process. Reflow process caused the inherently-misaligned micro-bump to be aligned due to the interface tension between Si die and solder bump. Control of solder bump volume with respect to the chip dimension was the critical factor for self-alignment effect. This study indicated that bump design for 3D packaging could be tuned for the improvement of micro-bonding quality.

A Study on Improving the Accuracy of Wafer Align Mark Center Detection Using Variable Thresholds (가변 Threshold를 이용한 Wafer Align Mark 중점 검출 정밀도 향상 연구)

  • Hyeon Gyu Kim;Hak Jun Lee;Jaehyun Park
    • Journal of the Semiconductor & Display Technology
    • /
    • v.22 no.4
    • /
    • pp.108-112
    • /
    • 2023
  • Precision manufacturing technology is rapidly developing due to the extreme miniaturization of semiconductor processes to comply with Moore's Law. Accurate and precise alignment, which is one of the key elements of the semiconductor pre-process and post-process, is very important in the semiconductor process. The center detection of wafer align marks plays a key role in improving yield by reducing defects and research on accurate detection methods for this is necessary. Methods for accurate alignment using traditional image sensors can cause problems due to changes in image brightness and noise. To solve this problem, engineers must go directly into the line and perform maintenance work. This paper emphasizes that the development of AI technology can provide innovative solutions in the semiconductor process as high-resolution image and image processing technology also develops. This study proposes a new wafer center detection method through variable thresholding. And this study introduces a method for detecting the center that is less sensitive to the brightness of LEDs by utilizing a high-performance object detection model such as YOLOv8 without relying on existing algorithms. Through this, we aim to enable precise wafer focus detection using artificial intelligence.

  • PDF

Development of The 3-channel Vision Aligner for Wafer Bonding Process (웨이퍼 본딩 공정을 위한 3채널 비전 얼라이너 개발)

  • Kim, JongWon;Ko, JinSeok
    • Journal of the Semiconductor & Display Technology
    • /
    • v.16 no.1
    • /
    • pp.29-33
    • /
    • 2017
  • This paper presents a development of vision aligner with three channels for the wafer and plate bonding machine in manufacturing of LED. The developed vision aligner consists of three cameras and performs wafer alignment of rotation and translation, flipped wafer detection, and UV Tape detection on the target wafer and plate. Normally the process step of wafer bonding is not defined by standards in semiconductor's manufacturing which steps are used depends on the wafer types so, a lot of processing steps has many unexpected problems by the workers and environment of manufacturing such as the above mentioned. For the mass production, the machine operation related to production time and worker's safety so the operation process should be operated at one time with considering of unexpected problem. The developed system solved the 4 kinds of unexpected problems and it will apply on the massproduction environment.

  • PDF

A Dual Vacuum Wafer Prealigner and a Multiple Level Structure (2단 진공 웨이퍼 정렬장치 및 다층 구조 설계)

  • Kim, H.T.;Choi, M.S.
    • Transactions of The Korea Fluid Power Systems Society
    • /
    • v.8 no.3
    • /
    • pp.14-20
    • /
    • 2011
  • This study aims at aligning multiple wafers to reduce wafer handling time in wafer processes. We designed a multilevel structure for a prealigner which can handle multiple wafer simultaneously in a system. The system consists of gripping parts, kinematic parts, vacuum chucks, pneumatic units, hall sensors and a DSP controller. Aligning procedure has two steps: mechanical gripping and notch finding. In the first step, a wafer is aligned in XY directions using 4-point mechanical contact. The rotational error can be found by detecting a signal in a notch using hall sensors. A dual prealigner was designed for 300mm wafers and constructed for a performance test. The accuracy was monitored by checking the movement of a notch in a machine vision. The result shows that the dual prealigner has enough performance as commercial products.

Parallel pattern fabrication on metal oxide film using transferring process for liquid crystal alignment (전사 공정을 이용한 산화막 정렬 패턴 제작과 액정 배향 특성 연구)

  • Oh, Byeong-Yun
    • Journal of IKEEE
    • /
    • v.23 no.2
    • /
    • pp.594-598
    • /
    • 2019
  • We demonstrate an alternative alignment process using transferring process on solution driven HfZnO film. Parallel pattern is firstly fabricated on a silicon wafer by laser interference lithography. Prepared HfZnO solution fabricated by sol-gel process is spin-coated on a glass substrate. The silicon wafer with parallel pattern is placed on the HfZnO film and annealed at $100^{\circ}C$ for 30 min. After transferring process, parallel grooves on the HfZnO film is obtained which is confirmed by atomic force microscopy and scanning electron microscopy. Uniform liquid crystal alignment is achieved which is attributed to an anisotropic characteristic of HfZnO film by parallel grooves. The liquid crystal cell exhibited a pretilt angle of $0.25^{\circ}$ which showed a homogeneous alignment property.

A Study on the Liquid Crystal Orientation Characteristics of the Inorganic NiOx Film with Aligned Nanopattern Using Imprinting Process (무기막 NiOx의 정렬 패턴 전사를 이용한 액정의 배향 특성 연구)

  • Oh, Byeong-Yun
    • Journal of the Korean Institute of Electrical and Electronic Material Engineers
    • /
    • v.32 no.5
    • /
    • pp.357-360
    • /
    • 2019
  • We demonstrate an alignment technology using an imprinting process on an inorganic NiOx film. The aligned nanopattern was fabricated on a silicon wafer by laser interference lithography. The aligned nano pattern was then imprinted onto the sol-gel driven NiOx film using an imprinting process at an annealing temperature of $150^{\circ}C$. After the imprinting process, parallel grooves had been formed on the NiOx film. Atomic force microscopy and water contact angle measurements were performed to confirm the parallel groove on the NiOx film. The grooves caused liquid crystal alignment through geometric restriction, similar to grooves formed by the rubbing process on polyimide. The liquid crystal cell exhibited a pretilt angle of $0.2^{\circ}$, which demonstrated homogeneous alignment.

Integration Technologies for 3D Systems

  • Ramm, P.;Klumpp, A.;Wieland, R.;Merkel, R.
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2003.09a
    • /
    • pp.261-278
    • /
    • 2003
  • Concepts.Wafer-Level Chip-Scale Concept with Handling Substrate.Low Accuracy Placement Layout with Isolation Trench.Possible Pitch of Interconnections down to $10{\mu}{\textrm}{m}$ (Sn-Grains).Wafer-to-Wafer Equipment Adjustment Accuracy meets this Request of Alignment Accuracy (+/-1.5 ${\mu}{\textrm}{m}$).Adjustment Accuracy of High-Speed Chip-to-Wafer Placement Equipment starts to meet this request.Face-to-Face Modular / SLID with Flipped Device Orientation.interchip Via / SLID with Non-Flipped Orientation SLID Technology Features.Demonstration with Copper / Tin-Alloy (SLID) and W-InterChip Vias (ICV).Combination of reliable processes for advanced concept - Filling of vias with W as standard wafer process sequence.No plug filling on stack level necessary.Simultanious formation of electrical and mechanical connection.No need for underfiller: large area contacts replace underfiller.Cu / Sn SLID layers $\leq$ $10{\mu}{\textrm}{m}$ in total are possible Electrical Results.Measurements of Three Layer Stacks on Daisy Chains with 240 Elements.2.5 Ohms per Chain Element.Contribution of Soldering Metal only in the Range of Milliohms.Soldering Contact Resistance ($0.43\Omega$) dominated by Contact Resistance of Barrier and Seed Layer.Tungsten Pin Contribution in the Range of 1 Ohm

  • PDF

A Cantilever Type Contact Force Sensor Array for Blood Pressure Measurement (혈압 측정을 위한 외팔보형 접촉힘 센서 어레이)

  • Lee, Byeung-Leul;Jung, Jin-Woo;Chun, Kuk-Jin
    • Journal of Sensor Science and Technology
    • /
    • v.21 no.2
    • /
    • pp.121-126
    • /
    • 2012
  • Piezoresistive type contact force sensor array is fabricated by (111) Silicon bulk micromachining for continuous blood pressure monitoring. Length and width of the unit sensor structure is $200{\mu}m$ and $190{\mu}m$, respectively. The gap between sensing elements is only $10{\mu}m$. To achieve wafer level packaging, the sensor structure is capped by PDMS soft cap using wafer molding and bonding process with $10{\mu}m$ alignment precision. The resistance change over contact force was measured to verify the feasibility of the proposed sensor scheme. The maximum measurement range and resolution is 900 mm Hg and 0.57 mm Hg, respectively.