

Integration Technologies for 3D Systems

P. Ramm, A. Klumpp, R. Wieland, R. Merkel

*Fraunhofer Institute for Reliability and Microintegration,
IZM-Munich; 3D
IZM-Berlin; Electroplating*

**Part of the work was funded by BMBF, Germany
within Projects lead by Infineon Munich**

Dr. A. Klumpp




3D System Integration

Outlook

- Wafer-Level Chip-Scale 3D-Integration (WL-CS-3D)
- Handling Concept
- Relevant Technological Integration Concepts
- Features of demonstrated Metalization System
- Introduction of „InterChip Via (ICV) / SLID“ Process Flow for Vertical System Integration VSI®
- Summary

Dr. A. Klumpp






Chance: Increase of Performance
but: Costs per Chip (or Interconnect) as Main Criteria

Dr. A. Klumpp



3D System Integration

Demands of the Market



Dr. A. Klumpp



Requirements for WL-CS 3D-Integration

- Integration Concept for „low“-Placement Accuracy
- Suitable for
 - different IC-Technologies
 - different Wafersizes
 - different Chipsizes
- Modular Process Scheme for building Multilayer-Stacks
- 3D-Integration as Add-On Process
for completed Product Wafers (Extension of Backend Processing)

Some Restrictions

Standard Al-Metallization: $T_{\max} < 450 \text{ }^{\circ}\text{C}$;

Fuses: $T_{\max} < 300 \text{ }^{\circ}\text{C}$;

MRAM: $T_{\max} < 200 \text{ }^{\circ}\text{C}$;

Dr. A. Klumpp

Fraunhofer  Institut
Zuverlässigkeit und
Mikrointegration



3D System Integration

Handling Concept

Dr. A. Klumpp

Fraunhofer  Institut
Zuverlässigkeit und
Mikrointegration



Handling Concept for Wafer-Level Chip-Scale Processing (1)


- Placement of Chips on Handling Substrate
 - Grid of Alignment Marks according to the Positions on the Target Wafer
- Processing of Chips on Wafer Scale
 - (e.g. cleaning prior to bond, thinning, backside metalization etc.)
- Transfer to Target Wafer
 - Adjusted Soldering
 - Removal of Handling Substrate
- Further Processing of new Stack (if necessary)

Dr. A. Klumpp



3D System Integration


Handling Concept WL-CS (2)




Dr. A. Klumpp



Handling Concept WL-CS (3) Removal of Copper Oxide



**Chips on Handling Substrate;
blue colour of chips results from copper oxide
formation during placement procedure**



**Clean copper surface after wet chemical
removal of copper oxide (wafer or batch)**

Dr. A. Klumpp


Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



3D System Integration

Concepts and Realization


Dr. A. Klumpp


Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration




Vertical System Integration – Three relevant Concepts (IZM-M)


InterChip Via (ICV)



Face to Face modular (F2F-M)



ICV / SLID



W-Plug / Polyimide

Dr. A. Klumpp




W-Plug / Cu / Sn

W-Plug / Cu / Sn

3D System Integration


Via Formation for VSI – Via Etching



Dr. A. Klumpp



Via Formation for VSI – Via Metal Filling




Dr. A. Klumpp



3D System Integration


Via Formation for VSI – Tungsten Pin Resistance



Dr. A. Klumpp



Metallization SLID (Solid Liquid Interdiffusion)




Dr. A. Klumpp

Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



3D System Integration

Metallization SLID - Trough Mask Electroplating (1); Resolution




- Complementary structures with tin and copper
- 10 µm trenches in metal surface

Dr. A. Klumpp


Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



Metallization SLID - Trough Mask Electroplating (2) Testchip for F2F-M & ICV/SLID



- Copper / Tin-Alloy:
 - Simultaneous formation of electrical and mechanical connection
 - Thin layers (10 µm in total) with large contact area replace underfiller
 - Testchip with dedicated wiring- and soldering layers




Dr. A. Klumpp




3D System Integration

WL-CS-3D - „low – Accuracy Placement“ Layout (1)



- Pin-Array and Isolation trenches
- combination of contact printing with stepper lithographie is possible




Dr. A. Klumpp



14

WL-CS-3D – „low – Accuracy Placement“ Layout (2)



- Copper pads on top of pin-array; development of „Electroplating prior to thinning“

Dr. A. Klumpp


Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



14

3D System Integration


Two Layer Stack with InterChip Via / Slid

Dr. A. Klumpp



Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



ICV / SLID - Concept vs. Realization (1)



- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization (CVD)
- Thinning




Dr. A. Klumpp



3D System Integration

ICV / SLID - Concept vs. Realization (2)






- Fabrication of Tungsten-filled InterChip Vias on Top Substrate
- Via Opening and Metallization
- Thinning
- Opening of Plugs
- Electroplating

Dr. A. Klumpp




ICV / SLID - Concept vs. Realization



Dr. A. Klupp


Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration

ICV / SLID - Concept vs. Realization (3)



Sn




Dr. A. Klupp


Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



ICV / SLID - Concept vs. Realization (4)



Dr. A. Klumpp



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration




3D System Integration

Metallization SLID - Details (1)

Influence of (Non)-Pretreatment:

- Nearly complete Consumption of the underlying Copperlayer
- Sn does not dissolve Copper Oxide
- Removal of Oxide on Copper is essential
- Sn seems to dissolve it's own Oxide



Dr. A. Klumpp



Fraunhofer
Institut
Zuverlässigkeit und
Mikrointegration



Metallization SLID - Details (2)

Detail of Interface:

- Formation of Voids due to Volume Loss ?
- Oxide Residues ?
- Influence on Electrical Properties ?
- Influence on Reliability ?



Dr. A. Klumpp

 **Fraunhofer** Institut
Zuverlässigkeit und
Mikrointegration



3D System Integration

WL-CS-3D – Three layer stack (0)


Three Layer Stack with Face-to-face Modular

Dr. A. Klumpp

 **Fraunhofer** Institut
Zuverlässigkeit und
Mikrointegration



WL-CS-3D – Three layer stack (1)



C2W-Transfer Development
 After Chip Transfer from Intermediate
 Handling Wafer to Target Substrate
 Chip Thickness 500 μm

After Thinning on Target Substrate
 Chip Thickness 10 μm
 plus original Chip for Comparison

After Thinning on Target Substrate
 Chip Thickness 10 μm


**Measured Resistance with Daisy Chain Structure:
 0.5 Ohms / Contact (incl. 2 Diffusion Barriers)**

Dr. A. Klumpp

Fraunhofer
 Institut
 Zuverlässigkeit und
 Mikrointegration



3D System Integration




Dr. A. Klumpp

Fraunhofer
 Institut
 Zuverlässigkeit und
 Mikrointegration



WL-CS-3D – Three layer stack (4)



8"-Bottom Wafer with Three Layer Stacks




Detail: Thinned Top- and Medium Chips on Bottom Chip (Electrical Measurement Pads visible)

Dr. A. Klumpp



WL-CS-3D – Three layer stack (5)

- Top Chip; Layer 3
- Soldering Layers
- Pin Array of Medium Chip; Layer 2
- Soldering Layers
- Bottom Chip; Layer 1



Dr. A. Klumpp



Electrical measurements

Measured values:


Contact hole + soldering layers.
0.43 Ohms

W-plug: 1 Ohm

Contact hole + soldering layers.
0.43 Ohms

Sum Value calculated from 240
element chain: 2.5 Ohm

Daisy Chains with up to 240 elements



Dr. A. Klumpp

Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



3D System Integration

Summary (1)

Concepts

- Wafer-Level Chip-Scale Concept with Handling Substrate
- Low Accuracy Placement Layout with Isolation Trench
- Possible Pitch of Interconnections down to 10 μm (Sn-Grains)
- Wafer-to-Wafer Equipment Adjustment Accuracy meets this Request of Alignment Accuracy ($\pm 1.5 \mu\text{m}$)
- Adjustment Accuracy of High-Speed Chip-to-Wafer Placement Equipment starts to meet this request
- Face-to-Face Modular / SLID with Flipped Device Orientation
- Interchip Via / SLID with Non-Flipped Orientation

Dr. A. Klumpp

Fraunhofer Institut
Zuverlässigkeit und
Mikrointegration



Summary (2)

SLID Technology Features

- Demonstration with Copper / Tin-Alloy (SLID) and W-InterChip Vias (ICV)
- Combination of reliable processes for advanced concept
 - Filling of vias with W as standard wafer process sequence
- No plug filling on stack level necessary
- Simultaneous formation of electrical and mechanical connection
- No need for underfiller: large area contacts replace underfiller
- Cu / Sn SLID layers $\leq 10 \mu\text{m}$ in total are possible

Dr. A. Klumpp



3D System Integration

Summary (3)

Electrical Results

- Measurements of Three Layer Stacks on Daisy Chains with 240 Elements
- 2.5 Ohms per Chain Element
- Contribution of Soldering Metal only in the Range of Milliohms
- Soldering Contact Resistance (0.43Ω) dominated by Contact Resistance of Barrier and Seed Layer
- Tungsten Pin Contribution in the Range of 1 Ohm

Dr. A. Klumpp

