• Title/Summary/Keyword: W-C-N thin film

Search Result 186, Processing Time 0.032 seconds

MOCVD Deposition of AlN Thin Film for Packaging Materials

  • Chang-Kyu, Ahna;Seung-Chul Choi;Seong-Hoon Cho;Sung-Hwan Han;Je-Hong Kyoung
    • Proceedings of the International Microelectronics And Packaging Society Conference
    • /
    • 2000.04a
    • /
    • pp.118-118
    • /
    • 2000
  • New single-source precursor, [AlCI3:NH2tBu] was synthesized for AlN thin f film processing with AICI3 (Aluminum Chloride) and tBuNH2 (tert-butylamine). AlN thin films for packaging aspplication were deposited on sapphire substrate by a atmosph하ie-pressure MOCVD. In most of other study methyl-based AI precursors w were used for source, But herein Aluminum Chloride was used for as AI source i in order to prevent the carbon contamination in the films and stabilize the p precursor. New precursor showed the very high gas vapor pressure so it allowed to m make the film under atmospheric-pressure and get the high purified film. High q quality AlN thin film was obtained at 700 to $900^{\circ}C$. The new precursor was p purified by a sublimation technique and help to fabricate high purity film. It s showed high vapor pressure, which is able to a critieal factor for the high purity a and atmospheric CVD of AlN. High Quality AIN thin film was obtained at $700-900^{\circ}C$. The AIN film was characterized by RBS

  • PDF

A Study on Micro Gas Sensor Utilizing $WO_3$Thin Film Fabricated by Sputtering Method (스파터링법에 의해 제작된 $WO_3$박막을 이용한 마이크로 가스센서에 관한 연구)

  • 이영환;최석민;노일호;이주헌;이재홍;김창교;박효덕
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2000.07a
    • /
    • pp.471-474
    • /
    • 2000
  • A flat type microgas sensor was fabricated on the p-type silicon wafer with low stress S $i_3$ $N_4$, whose thickness is 2${\mu}{\textrm}{m}$ using MEMS technology and its characteristics were investigated. W $O_3$thin film as a sensing material for detection of N $O_2$gas was deposited using a tungsten target by sputtering method, followed by thermal oxidation at several temperatures (40$0^{\circ}C$~$600^{\circ}C$) for one hour. N $O_2$gas sensitivities were investigated for the W $O_3$thin films with different annealing temperatures. The highest sensitivity when operating at 20$0^{\circ}C$ was obtained for the samples annealed at $600^{\circ}C$. As the results of XRD analysis, the annealed samples had polycrystalline phase mixed with triclinic and orthorhombic structures. The sample exhibit higher sensitivity when the system has less triclinic structure. The sensitivities, $R_{gas}$ $R_{air}$ operating at 20$0^{\circ}C$ to 5 ppm N $O_2$of the sample annealed at $600^{\circ}C$ were approximately 90. 90.

  • PDF

A Study on the Photo-Conductive Characteristics of (p)ZnTe/(n)Si Solar Cell and (n)CdS-(p)ZnTe/(n)Si Poly-Junction Thin Film ((p)ZnTe/(n)Si 태양전지와 (n)CdS-(p)ZnTe/(n)Si 복접합 박막의 광도전 특성에 관한 연구)

  • Jhoun, Choon-Saing;Kim, Wan-Tae;Huh, Chang-Su
    • Solar Energy
    • /
    • v.11 no.3
    • /
    • pp.74-83
    • /
    • 1991
  • In this study, the (p)ZnTe/(n)Si solar cell and (n)CdS-(p)ZnTe/(n)Si poly-junction thin film are fabricated by vaccum deposition method at the substrate temperature of $200{\pm}1^{\circ}C$ and then their electrical properties are investigated and compared each other. The test results from the (p)ZnTe/(n)Si solar cell the (n)CdS-(p)ZnTe/(n)Si poly-junction thin fiim under the irradiation of solar energy $100[mW/cm^2]$ are as follows; Short circuit current$[mA/cm^2]$ (p)ZnTe/(n)Si:28 (n)CdS-(p)ZnTe/(n)Si:6.5 Open circuit voltage[mV] (p)ZnTe/(n)Si:450 (n)CdS-(p)ZnTe/(n)Si:250 Fill factor (p)ZnTe/(n)Si:0.65 (n)CdS-(p)ZnTe/(n)Si:0.27 Efficiency[%] (p)ZnTe/(n)Si:8.19 (n)CdS-(p)ZnTe/(n)Si:2.3 The thin film characteristics can be improved by annealing. But the (p)ZnTe/(n)Si solar cell are deteriorated at temperatures above $470^{\circ}C$ for annealing time longer than 15[min] and the (n)CdS-(p)ZnTe/(n)Si thin film are deteriorated at temperature about $580^{\circ}C$ for longer than 15[min]. It is found that the sheet resistance decreases with the increase of annealing temperature.

  • PDF

Deposition of Spacer-Si3N4 Thin Film for WSi2 Word-Line and Bit-Line (WSi2 word-line 및 bit-line용 spacer-Si3N4 박막의 증착)

  • Ahn S.;Kim D.W.;Kim J.H;Ahn S.J.;Kim Y.J.;Kim H.S.
    • Korean Journal of Materials Research
    • /
    • v.14 no.6
    • /
    • pp.402-406
    • /
    • 2004
  • $WSi_2$, $TiSi_2$, $CoSi_2$, and $TaSi_2$ are general silicides used today in semiconductor devices. $WSi_2$ thin films have been proposed, studied and used recently in CMOS technology extensively to reduce sheet resistance of polysilicon and $n^{+}$ region. However, there are several serious problems encountered because $WSi_2$ is oxidized and forms a native oxide layer at the interface between $WSi_2$ and $Si_3$$N_4$. In this study, we have introduced 20 $slm-N_2$ gas from top to bottom of the furnace in order to control native oxide films between $WSi_2$ and $Si_3$$N_4$ film. In resulting SEM photographs, we have observed that the native oxide films at the surface of $WSi_2$ film are removed using the long injector system.

Dry Etching Characteristics of TiN Thin Films in BCl3-Based Plasma

  • Woo, Jong-Chang;Park, Jung-Soo;Kim, Chang-Il
    • Transactions on Electrical and Electronic Materials
    • /
    • v.12 no.3
    • /
    • pp.106-109
    • /
    • 2011
  • We investigated the etching characteristics of titanium nitride (TiN) thin film in $BCl_3$/Ar inductively coupled plasma. The etching parameters were the gas mixing ratio, radio frequency (RF) power, direct current (DC)-bias voltages and process pressures. The standard conditions were as follows: total flow rate = 20 sccm, RF power = 500 W, DC-bias voltage = -100 V, substrate temperature = $40^{\circ}C$, and process pressure = 15 mTorr. The maximum etch rate of TiN thin film and the selectivity of TiN to $Al_2O_3$ thin film were 54 nm/min and 0.79. The results of X-ray photoelectron spectroscopy showed no accumulation of etch byproducts from the etched surface of TiN thin film. The TiN film etch was dominated by the chemical etching with assistance by Ar sputtering in reactive ion etching mechanism, based on the experimental results.

Preparation of AIN piezoelectric thin film for filters (필터용 AIN 압전 박막의 제작)

  • Keum Min-Jong;Kim Yeong-Cheol;Seo Hwa-Il;Kim Kyung-Hwan
    • Journal of the Semiconductor & Display Technology
    • /
    • v.5 no.1 s.14
    • /
    • pp.13-16
    • /
    • 2006
  • AIN thin films were prepared on amorphous glass and $SiO_2(1{\mu}m)/Si(100)$ substrate by the facing targets sputtering (FTS) apparatus, which can provide high density plasma, a high deposition rate at a low working gas pressure. The AIN thin films were deposited at a different nitrogen gas flow rate ($1.0{\sim}0.3$) and other sputtering parameters were fixed such as sputtering power of 200w, working pressures of 1mTorr and AIN thin film thickness of 800 nm, respectively. The thickness and crystallographic characteristics of AIN thin films as a function of $N_2$ gas flow rate $[N_2/(N_2+Ar)]$ were measured by $\alpha$-step and an X-ray diffraction (XRD) instrument. And the c-axis preferred orientations were evaluated by rocking curve. In the results, we could prepared the AIN thin film with c-axis preferred orientation of about $5^{\circ}$ on substrate temperature R.T. at nitrogen gas flow rate 0.7.

  • PDF

Development of Plasma Assisted ALD equipment and electrical characteristic of TaN thin film deposited PAALD method (Plasma Assisted ALD 장비 계발과 PAALD법으로 증착 된 TaN 박막의 전기적 특성)

  • Do Kwan-Woo;kim Kyoung-Min;Yang Chung-Mo;Park Seong-Guen;Na Kyoung-Il;Lee Jung-Hee;Lee Jong-Hyun
    • Proceedings of the Korean Society Of Semiconductor Equipment Technology
    • /
    • 2005.05a
    • /
    • pp.139-145
    • /
    • 2005
  • In the study, in order to deposit TaN thin film using diffusion barrier and bottom electrode we made the Plasma Assisted ALD equipment and confirmed the electrical characteristic of TaN thin films deposited PAALD method, PAALD equipment depositing TaN thin film using PEMAT(pentakis(ethylmethlyamlno) tantalum) Precursor and $NH_3$ reaction gas is aware that TaN thin film deposited of high density and amorphous phase with XRD measurement The degree of diffusion and react ion taking place in Cu/TaN(deposited using 150 W PAALD)/$SiO_2$/Si systems with increasing annealing temperature was estimated from MOS capacitor property and the $SiO_2(600\;\AA)$/Si system surface analysis by C-V measurement and secondary ion material spectrometer(SIMS) after Cu/TaN/$SiO_2(400\;\AA)$ system etching. TaN thin film deposited PAALD method diffusion barrier have a good diffusion barrier property up to $500^{\circ}C$.

  • PDF

Development of Plasma Assisted ALD equipment and Electrical Characteristic of TaN thin film deposited PAALD method (Plasma Assisted ALD 장비 계발과 PAALD법으로 증착 된 TaN 박막의 전기적 특성)

  • Do Kwan Woo;Kim Kyoung Min;Yang Chung Mo;Park Seong Guen;Na Kyoung Il;Lee Jung Hee;Lee Jong Hyun
    • Journal of the Semiconductor & Display Technology
    • /
    • v.4 no.2 s.11
    • /
    • pp.39-43
    • /
    • 2005
  • In the study, in order to deposit TaN thin film for diffusion barrier and bottom electrode we made the Plasma Assisted ALD equipment and confirmed the electrical characteristics of TaN thin films grown PAALD method. Plasma Assisted ALD equipment depositing TaN thin film using PEMAT(pentakis(ethylmethlyamino) tantalum) precursor and NH3 reaction gas is shown that TaN thin film deposited high density and amorphous phase with XRD measurement. The degree of diffusion and reaction taking place in Cu/TaN (deposited using 150W PAALD)/$SiO_{2}$/Si systems with increasing annealing temperature was estimated for MOS capacitor property and the $SiO_{2}$, (600${\AA}$)/Si system surface analysis by C-V measurement and secondary ion material spectrometer (SIMS) after Cu/TaN/$SiO_{2}$ (400 ${\AA}$) layer etching. TaN thin film deposited PAALD method diffusion barrier have a good diffusion barrier property up to 500$^{\circ}C$.

  • PDF

Pyroelectric and dielectric properties of the modified PZT thin films and bulk ceramics (Modified PZT계 박막과 bulk의 초전 및 유전특성 비교)

  • Kim, K.W.;Kang, D.H.;Shin, S.H.;Cho, S.C.;Kim, Y.H.;Gil, S.K.
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2002.07b
    • /
    • pp.743-745
    • /
    • 2002
  • Pyroelectric and dielectric properties of modified PZT thin film and bulk ceramics were studied. In case of bulk specimens were prepared by conventional ceramic process and thin films with same composition and (111) preferred orientation were prepared by the sol-gel process. Their crystal structure, pyroelectric and dielectric properties were investigated after poling at $150^{\circ}C$ for 30 min for bulk ceramics and no poling treatment, respectively. Dielectric constants and losses of bulk and thin film were 600, 875 and 0.028, 0.025, respectively. Pyroelectric coefficients obtained were $50nC/cm^2K$ and $30nC/cm^2K$, respectively.

  • PDF

Ultra low temperature polycrystalline silicon thin film transistor using sequential lateral solidification and atomic layer deposition techniques

  • Lee, J.H.;Kim, Y.H.;Sohn, C.Y.;Lim, J.W.;Chung, C.H.;Park, D.J.;Kim, D.W.;Song, Y.H.;Yun, S.J.;Kang, K.Y.
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 2004.08a
    • /
    • pp.305-308
    • /
    • 2004
  • We present a novel process for the ultra low temperature (<150$^{\circ}C$) polycrystalline silicon (ULTPS) TFT for the flexible display applications on the plastic substrate. The sequential lateral solidification (SLS) was used for the crystallization of the amorphous silicon film deposited by rf magnetron sputtering, resulting in high mobility polycrystalline silicon (poly-Si) film. The gate dielectric was composed of thin $SiO_2$ formed by plasma oxidation and $Al_2O_3$ deposited by plasma enhanced atomic layer deposition. The breakdown field of gate dielectric on poly-Si film showed above 6.3 MV/cm. Laser activation reduced the source/drain resistance below 200 ${\Omega}$/ㅁ for n layer and 400 ${\Omega}$/ㅁ for p layer. The fabricated ULTPS TFT shows excellent performance with mobilities of 114 $cm^2$/Vs (nMOS) and 42 $cm^2$/Vs (pMOS), on/off current ratios of 4.20${\times}10^6$ (nMOS) and 5.7${\times}10^5$ (PMOS).

  • PDF