• Title/Summary/Keyword: Voltage modulation

Search Result 1,176, Processing Time 0.019 seconds

Performance Comparison of Common-Mode Voltage Reduction PWM Methods in Terms of Modulation Index (변조지수에 따른 공통모드 전압 저감 PWM 기법 성능 비교)

  • Heo, Geon;Park, Yongsoon
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.26 no.2
    • /
    • pp.135-140
    • /
    • 2021
  • This study introduces a new pulse width modulation (PWM) method to reduce common-mode voltages (CMVs) and then compares its performance with other reduced CMV-PWM (RCMV-PWM) methods. CMVs should be reduced to ensure the electromagnetic compatibility and safety of grid-connected inverters. RCMV-PWM methods attempt to synthesize voltage references without zero vectors, which cause high CMV peaks. In these methods, the peak-to-peak magnitude of CMVs can be reduced by one-third of the conventional space-vector PWM. The introduced method splits every reference vector into two vectors to avoid the use of zero vectors. The performances of the RCMV-PWM methods are analyzed in accordance with the modulation index through simulation and experiment.

Optimal PAM Control for a Buck Boost DC-DC Converter with a Wide-Speed-Range of Operation for a PMSM

  • Howlader, Abdul Motin;Urasaki, Naomitsu;Senjyu, Tomonobu;Yona, Atsushi;Saber, Ahmed Yousuf
    • Journal of Power Electronics
    • /
    • v.10 no.5
    • /
    • pp.477-484
    • /
    • 2010
  • A pulse width modulation-voltage source inverter (PWM-VSI) is used for variable speed permanent magnet synchronous motor (PMSM) drives. The PWM-VSI fed PMSM has two major disadvantages. Firstly, the PWM-VSI DC-link voltage limits the magnitude of the PMSM terminal voltage. As a result, the motor speed is restricted. Secondly, in a low speed range, the PWM-VSI modulation index declines. This is caused by a high DC-link voltage and a low terminal voltage ratio. As a result, the distortion of the voltage command and the stator current are increased. This paper proposes an optimal pulse amplitude modulation (PAM) control which can adjust the inverter DC-link voltage by using a buck-boost DC-DC converter. At a low speed range, the proposed system can reduce the distortion of the voltage command, which improves the stator current waveform. Also, the allowable speed range is extended. In order to verify the proposed method, experimental results are provided to confirm the simulation results.

Investigation of Low-Frequency Characteristics of Four-Switch Three-Phase Inverter

  • Yuan, Qingwei;Cheng, Chong;Zhao, Rongxiang
    • Journal of Electrical Engineering and Technology
    • /
    • v.12 no.4
    • /
    • pp.1471-1483
    • /
    • 2017
  • The low-frequency characteristics of four-switch three-phase (FSTP) inverter are investigated in this paper. Firstly, a general space vector pulse width modulation (SVPWM) directly involved the neutral point voltage of DC-link is proposed, where no sector identifications and trigonometric function calculations are needed. Subsequently, to suppress the DC offset in the neutral point voltage, the relationship between the neutral point voltage and the ${\beta}-axis$ component of the load current is derived, and then a new neutral point voltage control scheme is proposed where no low pass filter is adopted. Finally, the relationship between the load power factor and the maximum linear modulation index of the FSTP inverter is revealed. Since the operational region for the FSTP inverter in low frequency is reduced by the enlarged amplitude of the neutral point voltage, a linear modulation range enlargement scheme is proposed. A permanent magnet synchronous motor with preset rotary speed serves as the low-frequency load of the FSTP inverter. Experimental results verify that the new neutral point voltage control scheme is effective in the deviation suppression of the neutral point voltage, and the proposed scheme is able to provide a larger linear operational region in low frequency.

Comparative Analysis of Offset Voltage PWM and $V_{max}-V_{mid}$ PWM Method for 3 Phase Matrix Converter (3상 매트릭스 컨버터에 사용되는 옵셋전압 PWM 방법과 $V_{max}-V_{mid}$ PWM 방법의 비교분석)

  • Cha, Han-Ju;Kim, Woo-Jung
    • The Transactions of The Korean Institute of Electrical Engineers
    • /
    • v.58 no.2
    • /
    • pp.285-291
    • /
    • 2009
  • In this paper, comparative analysis of offset voltage PWM method and $V_{max}-V_{mid}$ PWM method for three-phase matrix converter is addressed by using a simple analytical and graphical method. Offset voltage PWM method calculates PWM patterns in terms of offset voltage and variable slope of carrier, and it simplifies matrix converter modulation algorithm significantly. $V_{max}-V_{mid}$ PWM method generates patterns by using two phases and maintaining a remaining phase to base phase, and it is implemented in the industrial products. The most important performance criterion of modulation method is a magnitude of current ripples and it is analytically modelled. The graphical illustration of theses complex multivariable functions make per-carrier cycle and per fundamental cycle behavior of two PWM methods understood. Two modulation methods are analysed with the analytical formulas and graphics, and the analysis shows offset voltage PWM method is superior to $V_{max}-V_{mid}$ PWM method with respect to input current ripples and output voltage ripples.

High Frequency Dual Mode Control LLC Resonant Converter with Wide Input Voltage Range (넓은 입력전압범위의 고주파수 구동 Dual mode control LLC 공진형 컨버터)

  • Joo, Hyung-Ik;Yang, Jung-Woo;Jo, Kang-Ta;Han, Sang-Kyoo;Sakong, Suk-Chin
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.21 no.2
    • /
    • pp.102-110
    • /
    • 2016
  • In this paper, a high-frequency dual mode control LLC resonant converter with wide input voltage range is proposed through zero voltage switching (ZVS) under the universal line input voltage and every load conditions. Conventional small power adapter driving should be satisfied with universal line input voltage because it has no power factor correction circuit regulation. The conventional LLC resonant converter for an adapter can reduce the size of transformer in terms of high-frequency driving and ZVS. However, this converter has a disadvantage in terms of design of resonant tank under various input voltages because the frequency modulation range is very wide to satisfy voltage conversion gain. Compared with the conventional one, the proposed LLC converter can be adapted to universal line input voltage and high-frequency driving because it is controlled by pulse width modulation and pulse frequency modulation with control voltage. The validity of the proposed LLC converter is proved through the 60 W prototype.

Control of the Third Harmonics Injected PWM Inverter in Over Modulation Mode (과변조 영역에서의 3고조파 주입형 PWM 인버터 제어)

  • 김영렬
    • The Transactions of the Korean Institute of Power Electronics
    • /
    • v.7 no.1
    • /
    • pp.101-110
    • /
    • 2002
  • A method to control the inverter output voltage lineally in over modulation mode of the third harmonics injected PWM inverter is proposed. The third harmonics injected PWM has a extended linear region compared with the sine PWM. But it still has a maximum voltage about 90% compared with the six step inverter. Therefore, to control the output voltage linearly in over modulation mode, analyzing the relationship between the modulation index and the peak of the fundamental component of the modified reference voltage, we can settle the problem in over modulation mode without iteration. Then we can increase the maximum fundamental component of the third harmonics injected PWM inverter comparative to six-step inverter continuously in over modulation mode. The simulation results of the inverter-induction motor system shows the validity of this method and experimental results prove it.

An Improved SVPWM Control of Voltage Imbalance in Capacitors of a Single-Phase Multilevel Inverter

  • Ramirez, Fernando Arturo;Arjona, Marco A.
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1235-1243
    • /
    • 2015
  • This paper presents a modified Space Vector Pulse Width Modulation Technique (SVPWM), which solves the well-known problem of voltage imbalance in the capacitors of a single-phase multilevel inverter. The proposed solution is based on the measurement of DC voltage levels at each capacitor of the inverter DC bus. The measurements are then used to adjust the size of the active vectors within the SVPWM algorithm to keep the voltage waveform sinusoidal regardless of any voltage imbalance on the DC link capacitors. When a voltage deviation exceeds a predetermined hysteresis band, the correspondent voltage vector is restricted to restore the voltage level to an acceptable threshold. Hence, the need for external voltage regulators for the voltage capacitors is eliminated. The functionality of the proposed algorithm is successfully demonstrated through simulations and experiments on a grid tied application.

Comparison of efficiency according to Non-inverting Buck-Boost Converter Modulation (단상 비 반전 벅-부스트 컨버터 모듈레이션 방법에 따른 효율 비교)

  • Yoon, Dongkwan;Cho, Younghoon
    • Proceedings of the KIPE Conference
    • /
    • 2018.11a
    • /
    • pp.203-204
    • /
    • 2018
  • Conventional buck-boost converter has the disadvantage that the output voltage is inverted. The single phase non-inverting buck-boost converter(SPNIBBC) used four swithes has H-bridge type Circuit. The output voltage is not inverted. The SPNIBBC can be controlled by the single carrier method and the dual carrier method according to the modulation method. In this paper, we have fabricated the converter and compared the efficiency according to the modulation method.

  • PDF

Voltage Source Inverter Drive Using Error-compensated Pulse Width Modulation

  • Chen, Keng-Yuan;Hu, Jwu-Sheng;Lin, Jau-Nan
    • Journal of Power Electronics
    • /
    • v.16 no.1
    • /
    • pp.388-397
    • /
    • 2016
  • An error-compensated pulse width modulator (ECPWM) is proposed to improve the baseband harmonic performance and the switching loss of voltage source inverters (VSIs). Selecting between harmonic distortion and switching loss is a design tradeoff in the conventional space vector pulse width modulation. In this work, an accumulated difference in produced and desired phase voltages is considered to adjust the reference signal. This mechanism can compensate for the voltage error in the previous carrier period. With error compensation every half-carrier period, the proposed ECPWM allows one-half reduction in carrier frequency without scarifying baseband harmonic distortion. The proposed modulator is applied to a three-phase VSI with R-L load and a motor-speed-control system for experiments. The measured efficiency and operating temperature of switches confirm the effectiveness of the proposed scheme.

A New DPWM Method to Suppress the Low Frequency Oscillation of the Neutral-Point Voltage for NPC Three-Level Inverters

  • Lyu, Jianguo;Hu, Wenbin;Wu, Fuyun;Yao, Kai;Wu, Junji
    • Journal of Power Electronics
    • /
    • v.15 no.5
    • /
    • pp.1207-1216
    • /
    • 2015
  • In order to suppress the low frequency oscillation of the neutral-point voltage for three-level inverters, this paper proposes a new discontinuous pulse width modulation (DPWM) control method. The conventional sinusoidal pulse width modulation (SPWM) control has no effect on balancing the neutral-point voltage. Based on the basic control principle of DPWM, the relationship between the reference space voltage vector and the neutral-point current is analyzed. The proposed method suppresses the low frequency oscillation of the neutral-point voltage by keeping the switches of a certain phase no switching in one carrier cycle. So the operating time of the positive and negative small vectors is equal. Comparing with the conventional SPWM control method, the proposed DPWM control method suppresses the low frequency oscillation of the neutral-point voltage, decreases the output waveform harmonics, and increases both the output waveform quality and the system efficiency. An experiment has been realized by a neutral-point clamped (NPC) three-level inverter prototype based on STM32F407-CPLD. The experimental results verify the correctness of the theoretical analysis and the effectiveness of the proposed DPWM method.