• 제목/요약/키워드: Vector Architecture

검색결과 261건 처리시간 0.028초

발생부하원단위와 수치표고모형을 이용한 하천유역 오염부하량 산정 (Calculation of Pollutant Loadings from Stream Watershed Using Digital Elevation Model and Pollutant Load Unit Factors)

  • 양홍모;김혁
    • 한국조경학회지
    • /
    • 제29권1호
    • /
    • pp.22-31
    • /
    • 2001
  • The purpose of this study is to compare calculated pollutant loadings using pollutant load unit factors and vector type coverage, and expected mean concentration(EMC) and raster type of digital elevation model(DEM). This study is also focusing on comparison of the advantages and the disadvantages of the two methods, and seeking for a method of calculation of pollutant loadings using DEM. Estimation of pollutant inputs using pollutant load unit factors has limitations in identifying seasonal variations of pollutant loadings. Seasonal changes of runoffs should be considered in the calculation of pollutant loadings from catchments into reservoirs. Evaluation of pollutant inputs using runoff-coefficient and EMC can overcome these drawbacks. Proper EMC and runoff-coefficient values for the Koeup stream catchments of the Koheung estuarine lake were drawn from review of related papers. Arc/Info was employed to establish database of spatial and attribute data of point and non-point pollutant sources and characteristics of the catchments. ArcView was used to calculate point and non-point pollutant loadings. Pollutant loads estimated with either unit factors-coverages, i.e., pollutant load unit factors and vector coverages f point sources and land use, or EMC and digital elevation mode(DEM) were compared with stream monitoring loads. We have found that some differences were shown between monitoring results and estimated loads by Unit Factors-Coverage and EMC-DEM. Monthly variations of pollutant loads evaluated with EMC-DEM were similar to those with monitoring result. The method using EMC-DEM can calculate accumulated flows and pollutant loads and can be utilized to identify stream networks. A future research on correcting the difference between vector type stream using flow direction grid and digitalizing vector type should be conducted in order to obtain more exact calculation of pollutant loadings.

  • PDF

A Design of a Mobile Graphics Accelerator based on OpenVG 1.0 API

  • Kwak, Jae-Chang;Lee, Kwang-Yeob
    • Journal of information and communication convergence engineering
    • /
    • 제6권3호
    • /
    • pp.289-293
    • /
    • 2008
  • In this paper, we propose the hardware architecture to accelerate 2D Vector graphics process for mobile devices. we propose the Transformation Unit Architecture that considerates the operation dependency. It has 3 cycles excution time and uses 2 multipliers and 2 adders. Proposed paint generation unit uses a LUT method, so it does not execute color interpolation which needs to be calculated every time. The proposed OpenVG 1.0 Accelerator achieved a 2.85 times faster performance in a tiger model.

입자군집 최적화를 이용한 SVM 기반 다항식 뉴럴 네트워크 분류기 설계 (Design of SVM-Based Polynomial Neural Networks Classifier Using Particle Swarm Optimization)

  • 노석범;오성권
    • 전기학회논문지
    • /
    • 제67권8호
    • /
    • pp.1071-1079
    • /
    • 2018
  • In this study, the design methodology as well as network architecture of Support Vector Machine based Polynomial Neural Network, which is a kind of the dynamically generated neural networks, is introduced. The Support Vector Machine based polynomial neural networks is given as a novel network architecture redesigned with the aid of polynomial neural networks and Support Vector Machine. The generic polynomial neural networks, whose nodes are made of polynomials, are dynamically generated in each layer-wise. The individual nodes of the support vector machine based polynomial neural networks is constructed as a support vector machine, and the nodes as well as layers of the support vector machine based polynomial neural networks are dynamically generated as like the generation process of the generic polynomial neural networks. Support vector machine is well known as a sort of robust pattern classifiers. In addition, in order to enhance the structural flexibility as well as the classification performance of the proposed classifier, multi-objective particle swarm optimization is used. In other words, the optimization algorithm leads to sequentially successive generation of each layer of support vector based polynomial neural networks. The bench mark data sets are used to demonstrate the pattern classification performance of the proposed classifiers through the comparison of the generalization ability of the proposed classifier with some already studied classifiers.

Support Vector Machine을 이용한 지능형 신용평가시스템 개발 (Development of Intelligent Credit Rating System using Support Vector Machines)

  • 김경재
    • 한국정보통신학회논문지
    • /
    • 제9권7호
    • /
    • pp.1569-1574
    • /
    • 2005
  • In this paper, I propose an intelligent credit rating system using a bankruptcy prediction model based on support vector machines (SVMs). SVMs are promising methods because they use a risk function consisting of the empirical error and a regularized term which is derived from the structural risk minimization principle. This study examines the feasibility of applying SVM in Predicting corporate bankruptcies by comparing it with other data mining techniques. In addition. this study presents architecture and prototype of intelligeht credit rating systems based on SVM models.

병렬 컴퓨팅 시스템에서 LLVM 응용 연구 (Study on LLVM application in Parallel Computing System)

  • 조중석;조두산;김용연
    • 문화기술의 융합
    • /
    • 제5권1호
    • /
    • pp.395-399
    • /
    • 2019
  • 다양한 병렬 컴퓨팅 시스템을 지원하기 위해서는 LLVM IR을 벡터/행렬을 보다 효과적으로 지원할 수 있도록 확장하는 것과 LLVM IR을 machine code로 바꾸어 주는 부분을 새로운 알고리즘으로 설계하여 구현하면 된다. IR 예제에서 보았듯이 기본적으로 RISC 명령어로 구성되어 있기 때문에 RISC 명령어 생성은 자연스럽게 생성되며, 벡터 또한 현재 지원가능한데 행렬 명령어는 지원되지 못하고 있다. 벡터/행렬을 보다 강력하게 지원하기 위한 새로운 IR 구조, 명령어 생성 알고리즘 및 관련 부분의 확장이 필요하다. 이를 위해 LLVM IR의 각 명령어를 (벡터/행렬을 위한) target architecture의 적당한 명령어로 mapping을 해주는 부분 (instruction selection 알고리즘)이 중요하다. LLVM IR 명령어의 의미를 파악하고, target architecture의 각 명령어 의미와 syntax를 비교하여, 패턴이 일치하는 명령어를 선택하여 mapping을 효율적으로 해줘야 한다.

A Vector Instruction-based RISC Architecture for a Photovoltaic System Monitoring Camera

  • Choi, Youngho;Ahn, Hyungkeun
    • Transactions on Electrical and Electronic Materials
    • /
    • 제13권6호
    • /
    • pp.278-282
    • /
    • 2012
  • Photovoltaic systems have emerged to be one of the cleanest energy systems. Therefore, many large scale solar parks and PV farms have been built to prepare for the post fossil fuel ages. However, due to their large scale, to efficiently manage and operate PV systems, they need to be visually monitored within the range of infrared ray through the Internet. To satisfy this need, the efficient implementation of a high performance video compression standard is required. This paper therefore presents an implementation of H.264 motion estimation, which is one of the most data-intensive and complicated functions in H.264. To achieve this, this work implements vector instructions in hardware and incorporates them in a generic RISC processor architecture, thus increasing the processing speed while minimizing hardware and software design efforts. Extensive simulation results show that this proposed implementation can process motion estimations up to 13 times faster.

Spatial database architecture for organizing a unified information space for manned and unmanned aviation

  • Maksim Kalyagin;Yuri Bukharev
    • Advances in aircraft and spacecraft science
    • /
    • 제10권6호
    • /
    • pp.545-554
    • /
    • 2023
  • The widespread introduction of unmanned aircrafts has led to the understanding of the need to organize a common information space for manned and unmanned aircrafts, which is reflected in the Russian Unmanned aircraft system Traffic Management (RUTM) project. The present article deals with the issues of spatial information database (DB) organization, which is the core of RUTM and provides storage of various data types (spatial, aeronautical, topographical, meteorological, vector, etc.) required for flight safety management. Based on the analysis of functional capabilities and types of work which it needs to ensure, the architecture of spatial information DB, including the base of source information, base of display settings, base of vector objects, base of tile packages and also a number of special software packages was proposed. The issues of organization of these DB, types and formats of data and ways of their display are considered in detail. Based on the analysis it was concluded that the optimal construction of the spatial DB for RUTM system requires a combination of different model variants and ways of organizing data structures.

Homogeneous Transformation Matrix의 곱셈을 위한 병렬구조 프로세서의 설계 (A Parallel-Architecture Processor Design for the Fast Multiplication of Homogeneous Transformation Matrices)

  • 권두올;정태상
    • 대한전기학회논문지:시스템및제어부문D
    • /
    • 제54권12호
    • /
    • pp.723-731
    • /
    • 2005
  • The $4{\times}4$ homogeneous transformation matrix is a compact representation of orientation and position of an object in robotics and computer graphics. A coordinate transformation is accomplished through the successive multiplications of homogeneous matrices, each of which represents the orientation and position of each corresponding link. Thus, for real time control applications in robotics or animation in computer graphics, the fast multiplication of homogeneous matrices is quite demanding. In this paper, a parallel-architecture vector processor is designed for this purpose. The processor has several key features. For the accuracy of computation for real application, the operands of the processors are floating point numbers based on the IEEE Standard 754. For the parallelism and reduction of hardware redundancy, the processor takes column vectors of homogeneous matrices as multiplication unit. To further improve the throughput, the processor structure and its control is based on a pipe-lined structure. Since the designed processor can be used as a special purpose coprocessor in robotics and computer graphics, additionally to special matrix/matrix or matrix/vector multiplication, several other useful instructions for various transformation algorithms are included for wide application of the new design. The suggested instruction set will serve as standard in future processor design for Robotics and Computer Graphics. The design is verified using FPGA implementation. Also a comparative performance improvement of the proposed design is studied compared to a uni-processor approach for possibilities of its real time application.

A Multi-domain Style Transfer by Modified Generator of GAN

  • Lee, Geum-Boon
    • 한국컴퓨터정보학회논문지
    • /
    • 제27권7호
    • /
    • pp.27-33
    • /
    • 2022
  • 본 논문은 콘텐츠 이미지에 스타일 이미지를 입혀 스타일이 적용된 이미지를 생성하고자 기존의 이미지 대 이미지 방법이 아닌 다중 도메인 스타일 트랜스퍼(style transfer) 방법을 적용한다. 도메인별로 데이터 분포에 대한 다양한 특성을 고려하고, 콘텐츠 데이터의 특징을 잘 보존하면서 높은 품질의 이미지가 생성되도록 잠재 벡터(latent vector)와 가우시안 노이즈를 추가하는 새로운 GAN의 생성자(generator) 아키텍처를 제안한다. 콘텐츠 이미지가 도메인별 스타일을 잘 학습할 수 있도록 네트워크를 구성하고 사계절 이미지로 구성된 도메인에 적용하여 고해상도의 스타일 트랜스퍼 결과를 보여준다.

휴대 단말기용 3D Graphics Lighting Processor 설계 (A Design of 3D Graphics Lighting Processor for Mobile Applications)

  • 양준석;김기철
    • 대한전자공학회:학술대회논문집
    • /
    • 대한전자공학회 2005년도 추계종합학술대회
    • /
    • pp.837-840
    • /
    • 2005
  • This paper presents 3D graphics lighting processor based on vector processing using pipeline chaining. The lighting process of 3D graphics rendering contains many arithmetic operations and its complexity is very high. For high throughput, proposed processor uses pipelined functional units. To implement fully pipelined architecture, we have to use many functional units. Hence, the number of functional units is restricted. However, with the restricted number of pipelined functional units, the utilization of the units is reduced and a resource reservation problem is caused. To resolve these problems, the proposed architecture uses vector processing using pipeline chaining. Due to its pipeline chaining based architecture, it can perform 4.09M vertices per 1 second with 100MHz frequency. The proposed 3D graphics lighting processor is compatible with OpenGL ES API and the design is implemented and verified on FPGA.

  • PDF