1 |
Nobuhiro Ide, et al, 'A 320-MFLOPS CMOS Floating-Point Processing Unit for Superscalar Processors,' IEEE Journal of Solid-State Circuits, vol. 28, no. 3, March 1993
DOI
ScienceOn
|
2 |
Nhon T. Quach and Michael J. Flynn, 'An Improved Algorithm for High-Speed Floating-Point Addition,' Technical Report: CSL-TR-90-442, Stanford University, August 1990
|
3 |
Nhon T. Quach and Michael J. Flynn, 'Design and Implementation of the SNAP Floating-Point Adder,' Technical Report: CSL-TR-91-501, Stanford University, December 1991
|
4 |
Gary W. Bewick, Fast Multiplication: Algorithms and Implementation, Ph.D. dissertation, Stanford University, February 1994
|
5 |
C. E. Kozyrakis and D. A. Patterson, 'A new direction for computer architecture research,' IEEE Computer Magazine, vol. 31, no. 11, pp. 24-32, November 1998
DOI
ScienceOn
|
6 |
Ponnuswamy Sadayappan, et al, 'A Restructurable VLSI Robotics Vector Processor Architecture for Real-Time Control,' IEEE Transactions on Robotics and Automation, vol. 5, no. 5, October 1989
DOI
|
7 |
IEEE Standards Board, 'IEEE Standard for Binary Floating-Point Arithmetic,' ANSI/IEEE Std 754-1985
|
8 |
Saeed B. Niku, Introduction to Robotics: Analysis, Systems, Applications, Prentice Hall, p. 38, 2001
|
9 |
G. J. Myeres, Digital System Design with LSI Bit-Slice Logic, John Wiley & Sons, New York, 1980
|
10 |
B. Parhami, Computer Arithmetic: Algorithms and hardware Designs, Oxford University Press, New York, 2000
|
11 |
Mark R. Santoro, et al, 'Rounding Algorithm for IEEE Multipliers,' Proceedings of the 9th Symposium on Computer Arithmetic, 1989
DOI
|
12 |
K. Diefendorff and P. K. Dubey, 'How multimedia workloads will change processor design,' IEEE Computer Magazine, vol. 30, no. 9, pp. 43-45, September 1997
DOI
ScienceOn
|