• Title/Summary/Keyword: Um-sung

Search Result 540, Processing Time 0.026 seconds

The Oriental and Western Medical Study of Communication Disorder with Post-Stroke (중풍언어장애에 대한 동서의학적 고찰)

  • Hong, Soun-Sung;Hong, Seo-Young;Oh, Min-Seok
    • Journal of Haehwa Medicine
    • /
    • v.16 no.1
    • /
    • pp.181-189
    • /
    • 2007
  • Objectives : The purpose of this study is to search for more effective methods of diagnosis and treatment of Communication Disorder with Post-Stroke. Methods : Literature review on Communication Disorder with Post-Stroke in view of oriental and western medicine. Conclusions : Communication Disorder with Post-Stroke is relative with aphasia in western medicine, Sul-um(舌瘖) oriental medicine Aphasia, apraxia of speech, and dysarthria come after strock Each of them has its own mechanism. Yomchon(CV23), Amun(GV15), Chuldol(CV22), Tongni(HT5), Pungnyung(ST40), Pungbu(GV16), Chigu(TE6), Yongchon(KI1), Hapkok(L14), Peakoe(GV20), Kokchi(LI11), Puryu(KI7), Shinsu(BL23), Kumjin-okaek, and Chohea(KI6) was used on Communication Disorder with Post-Stroke treatment.

  • PDF

Low Leakage Input Vector Searching Techniques for Sequential Circuits (시퀀셜 회로를 위한 리키지 최소화 입력 검색방법)

  • Lee, Sung-Chul;Shin, Hyun-Chul;Kim, Kyung-Ho
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.655-658
    • /
    • 2005
  • Due to reduced device sizes and threshold voltages, leakage current becomes an important issue in CMOS design. In a CMOS combinational logic circuit, the leakage current in the standby state depends on the state of the inputs and thus can be minimized by applying an optimal input when the circuit is idling. In this paper, we present a New Input Vector Control algorithm, called Leakage Minimization by Input vector Control (LMIC) for minimal leakage power. This algorithm finds the minimal leakage vector and reduces leakage current up to 22.% on the average, for TSMC 0.18um process parameters. Minimal leakage vectors are very useful in reducing leakage currents in standby mode of operation.

  • PDF

Design of LNA Using EM simulator (EM 시뮬레이터를 이용한 LNA 설계)

  • Choi, Moon-Ho;Kim, Yeong-Seuk;Jung, Sung-Il;Lee, Han-Yeong;Jang, Seuk-Hwan;Lee, Jong-Arc
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.873-876
    • /
    • 2005
  • A low noise amplifier(LNA) using electro-magnetic field simulator is designed in standard 0.25um CMOS process. Integrated spiral inductor is simulated using EM field solver. Then LNA is simulated with active device, capacitor and simulated inductor by EM field solver. A S11 and S21 of -15.45dB and 17.8dB at 2.3GHz as simulation results was achieved. A Noise Figure is 2.92dB. And Measurements show a S11 and S21 of -12.4dB and 17.8dB at 2.3GHz. A Noise Figure of 3.3dB was achieved.

  • PDF

5.25GHz Image Rejection Low Noise Amplifier and Mixer for Wireless LAN (무선랜을 위한 5.25GHz 이미지 제거 저 잡음 증폭기 및 믹서 설계)

  • Lee, Jun-Jae;Kong, Dong-Ho;Choo, Sung-Joong;Park, Jung-Ho
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.893-896
    • /
    • 2005
  • This paper describes Low Noise Amplifier(LNA) and Single Balanced Mixer(SBM) with monolithic image rejection notch filter using 0.5um MESFET process. LNA, Notch filter, and SBM were integrated on a chip. This chip does not need off chip SAW filter, thereby reducing the overall cost and system volume. The LNA with Notch filter provides a gain of 15dB, noise figure of 1.2dB, and image rejection ratio of -74dB. The SBM has a conversion gain of 6dB.

  • PDF

A Study on the lithography using MIM cathodes (MIM(Metal-Insulator-Metal) Cathode를 이용한 Lithography 연구)

  • Choi, Kwang-Nam;Kwak, Sung-Kwan;Chung, Kwan-Soo;Kim, Dong-Sik;Kang, Chang-Soo
    • Proceedings of the IEEK Conference
    • /
    • 2005.11a
    • /
    • pp.1253-1256
    • /
    • 2005
  • We have developed an electron lithography method, Electron Emission Lithography (EEL), which is capable of printing integrated circuits with an exposure time of only a few seconds. The basic design of the mask, manufactured by standard MIM technology, will be discussed. Patterns printed into e-beam resist by a 1:1 projection system show the applicability of the mask for lithography purposes. The minimum feature size projected so far is 10 um in a system capable of 100 m resolution. Further improvements in resolution to 50 nm are possible.

  • PDF

CMOS Clockless Wave Pipelined Adder Using Edge-Sensing Completion Detection (에지완료 검출을 이용한 클럭이 없는 CMOS 웨이브파이프라인 덧셈기 설계)

  • Ahn, Yong-Sung;Kang, Jin-Ku
    • Journal of IKEEE
    • /
    • v.8 no.2 s.15
    • /
    • pp.161-165
    • /
    • 2004
  • In this paper, an 8bit wave pipelined adder using the static CMOS plus Edge-Sensing Completion Detection Logic is presented. The clockless wave-pipelining algorithm was implemented in the circuit design. The Edge-Sensing Completion Detection (ESCD) in the algorithm is consisted of edge-sensing circuits and latches. Using the algorithm, skewed data at the output of 8bit adder could be aligned. Simulation results show that the adder operates at 1GHz in $0.35{\mu}m$ CMOS technology with 3.3V supply voltage.

  • PDF

Optimization of Glass Wafer Dicing Process using Sand Blast (Sand Blast를 이용한 Glass Wafer 절단 가공 최적화)

  • Seo, Won;Koo, Young-Mo;Ko, Jae-Woong;Kim, Gu-Sung
    • Journal of the Korean Ceramic Society
    • /
    • v.46 no.1
    • /
    • pp.30-34
    • /
    • 2009
  • A Sand blasting technology has been used to address via and trench processing of glass wafer of optic semiconductor packaging. Manufactured sand blast that is controlled by blast nozzle and servomotor so that 8" wafer processing may be available. 10mm sq test device manufactured by Dry Film Resist (DFR) pattern process on 8" glass wafer of $500{\mu}m's$ thickness. Based on particle pressure and the wafer transfer speed, etch rate, mask erosion, and vertical trench slope have been analyzed. Perfect 500 um tooling has been performed at 0.3 MPa pressure and 100 rpm wafer speed. It is particle pressure that influence in processing depth and the transfer speed did not influence.

Simulation for a Core based micro transformer (코어 기반의 마이크로 트랜스포머의 시뮬레이션)

  • Cho, Se-Jun;Cha, Doo-Yeol;Lee, Jai-Hyuk;Chang, Sung-Pil
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2009.06a
    • /
    • pp.123-124
    • /
    • 2009
  • 현재 전자기기의 소형화 추세에 맞물려 수동 소자중의 하나인 트랜스포머의 소형화가 큰 이슈가 되고 있다. 본 논문에서는 실리콘 웨이퍼 위에 트랜스포머와의 절연층을 삽입 하여 기판의 에디 커런트로 오는 멤돌이 손실의 영향을 줄이고 중간 코어를 투자율이 높은 퍼멀로이로 설계하여 1차 코일과 2차 코일의 턴수의 비를 기준으로 1:1 인 트랜스포머 (3/3, 5/5, 7/7)의 인덕턴스 및 상호 인덕턴스를 시뮬레이션 하였다. 트랜스포머의 최대 크기는 $1mm\;{\times}\;1.95mm$이고 선폭과 선간 간격, post의 높이는 각각 50um 이다. 이때 삽입 손실은 10GHz에서 0.12dB의 낮은 손실 값을 나타내었다.

  • PDF

A Study on the Distribution of Residual Stress in Fillet Welds for Thick Mild Steel Plate (두꺼운 연강판(軟鋼板) 필렛 용접(熔接)이음부의 잔류응력분포(殘留應力分布)에 대한 연구(硏究))

  • Dong-Suk,Um;Sung-Won,Kang
    • Bulletin of the Society of Naval Architects of Korea
    • /
    • v.20 no.4
    • /
    • pp.17-24
    • /
    • 1983
  • In this study, it was investigated the distribution of residual stress in the direction of loading between the root and toe the load fillet welds for thick steel plate. Residual stress distributions are measured by sectioning method which is one of stress-relaxation technique in welded joint, and analyzed by two dimensional finite element method on thermo-elasto-plastic theory under plane stress condition. These are compared the results of F.E.M analysis with the experimental result by stress-relaxation techniques. As a results, the following conclusion were obtained. (1) In the no penetration fillet welded joint specimen using mild steel plate with 25mm in thickness, the residual stress of loading direction near the root was about $10kg/mm^2$ tensile. (2) The tensile residual stress has been observed in fillet region of the fillet joint by F.E.M. analysis method. (3) The range of compressive residual stress distribution from the root was largest in the case of 5mm root penetration.

  • PDF

THE OPERATING CHARACTERISTICS IN AN AIR-BREATHING POLYMER ELECTROLYTE FUEL CELL (공기 호흡형 고분자 전해질 연료전지 제작 및 발전 특성 연구)

  • SOHN Young-Jun;PARK Gu-Gon;UM Sukkee;YIM Sung-Dae;Yang Tae-Hyun;YOON Young-Gi;LEE Won-Yong;KIM Chang-Soo
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 2005.06a
    • /
    • pp.277-280
    • /
    • 2005
  • Air-breathing polymer electrolyte membrane fuel cells (PEMFC) are highly promising particularly for small-power applications up to tens watts class. A distinctive feature of the air-breathing PEMFC is its simple system configuration in which axial fans operate for dual purposes, supplying both oxidant and coolant in a single manner. In the present study, a nominal SOW air-breathing PEMFC system is developed and investigated to determine the optimal operating strategy through parametric studies (i.e., reactant humidity, and fan-blowing flow rate). The cell voltage distributions are examined as a function of time to evaluate the system performance under various operating conditions.

  • PDF