Journal of IKEEE (전기전자학회논문지)

Institute of Korean Electrical and Electronics Engineers (한국전기전자학회)
권호 표지

CMOS Clockless Wave Pipelined Adder Using Edge-Sensing Completion Detection

에지완료 검출을 이용한 클럭이 없는 CMOS 웨이브파이프라인 덧셈기 설계

  • Published : 2004.12.01
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, an 8bit wave pipelined adder using the static CMOS plus Edge-Sensing Completion Detection Logic is presented. The clockless wave-pipelining algorithm was implemented in the circuit design. The Edge-Sensing Completion Detection (ESCD) in the algorithm is consisted of edge-sensing circuits and latches. Using the algorithm, skewed data at the output of 8bit adder could be aligned. Simulation results show that the adder operates at 1GHz in $0.35{\mu}m$ CMOS technology with 3.3V supply voltage.

본 논문은 CMOS 에지 완료검출 신호를 이용하여 8bit 웨이브파이프라인 덧셈기를 설게하였다. 이 구조는 클럭이 필요 없이 동작한다. 에지감지후 신호완료를 검출하는 알고리즘회로는 센서회로와 래치로 구성되어있다. 제안하는 구조를 이용하여 8bit 덧셈기의 출력이 거의 같은 시간에 만들어 지도록 정렬된다. 시뮬레이션에서 0.35um CMOS 공정을 사용하여 3.3V 공급전압으로 1GHz 동작을 확인하였다.

Keywords

References

  1. 1969 AFIPS Proc. Spring Joint Computer Conf v.34 Maximum-rate pipelining systems Cotton, L.W.
  2. Commun. ACM Micropipelines Sutherland, I.
  3. Wave Pipelining: Theory and CMOS Implementation Gray, C.T.;Liu, W.;Cavin, R. III
  4. IEEE, Journal of solid-state circuits v.29 no.Sep. A 250MHz Wave pipelined Adder in $2{\mu}m$ CMOS Liu, Wentai(et al.)
  5. IEEE, Trans. Computer-Aided Design v.13 no.8 Timing Constraints for Wave-Pipelined Systems Gray, C.T.(et al.)
  6. Microelectronic circuits Sedra, A.S.(et al.)
  7. IEEE, Transactions of VLSI Systems v.6 no.3 Wave-Pipelining: A Tutorial and Research Survey Burleson, Wayne P.(et al.)
  8. IEEE, Trans. Computer-Aided Design v.12 no.1 Designing High-Performance Digital Circuits Using Wave Pipelining: Algorithms and Practical Experiences Wong, D.C.(et al.)
  9. IEEE, ICCD 2001 MOUSETRAP:Ultra-High-Speed Transition-Signaling Asynchronous Pipelining Singh, M.;Nowick, S.M.
  10. Wave Pipelining: Theorectical and Practical Issues in CMOS Klass, E.F.
  11. IEEE, AP-ASIC 2000 A Self-Timed Wave Pipelined Adder Using Data Align Method Lim, B.;Kang, Jin-Ku
  12. Electronics Letters v.37 no.10 Self-timed pipelined using latest arriving signal detection Kang, Jin-Ku