• Journal of the Semiconductor & Display Technology
• /
• v.18 no.1
• /
• pp.59-64
• /
• 2019

Recently, time synchronous has become important for satellite launch control facilities, multiple thermal power plants, and power system facilities. Information from time synchronous at each of these industrial sites requires time synchronization to control or monitor the system with correlation. In this paper, IRIG-B codes, which can be used for time synchronous, are used as specifications in IRIG standard 200-16. Signals from IRIG-B120 (Analog), IRIG-B000 (Digital), and one PPS are output from GPS receiver. Using the signal from IRIG-B120 (Analog), it passes through the signal from the analog amplifier and generates one PPS signal using the field-programmable gate array. The FPGA is used cyclone EPM570T100I5N. According to IEEE regulations, the error of one PPS is specified within 1us, but in this paper, the error is within 100ns. The output of the one PPS signal was then compared and tested against the one PPS signal on the GPS receiver to verify accuracy and reliability. In addition, the proposed time synchronous is simple to construct and structure, easy to implement, and provides high time precision compared to typical time synchronous. The output of the one PPS signals and IRIG-B000 signal will be used in many industry sectors.

• Proceedings of the IEEK Conference
• /
• 2005.11a
• /
• pp.769-772
• /
• 2005

This paper describes a low-voltage and low-power channel selection analog front end with continuous-time low pass filters and highly linear programmable-gain amplifier(PGA). The filters were realized as balanced Gm-C biquadratic filters to achieve a low current consumption. High linearity and a constant wide bandwidth are achieved by using a new transconductance(Gm) cell. The PGA has a voltage gain varying from 0 to 65dB, while maintaining a constant bandwidth. A filter tuning circuit that requires an accurate time base but no external components is presented. With a 1-Vrms differential input and output, the filter achieves -85dB THD and a 78dB signal-to-noise ratio. Both the filter and PGA were implemented in a 0.18um 1P6M n-well CMOS process. They consume 3.2mW from a 1.8V power supply and occupy an area of $0.19mm^2$.

• Journal of Power Electronics
• /
• v.19 no.1
• /
• pp.190-200
• /
• 2019

The flyback converter, which can be regarded as a nonlinear time-varying system, has complex dynamics and nonlinear behaviors. These phenomena can affect the stability of the converter. To simplify the modeling process and retain the information of the output capacitor branch, a special sampled-data model of a peak current-mode (PCM) controlled flyback converter is established in this paper. Based on this, its dynamic behaviors are analyzed, which provides guidance for designing the circuit parameters of the converter. With the critical stability boundary equation derived by a Jacobian matrix, the stable operation range with a varied output capacitor, proportional coefficient of error the amplifier, input voltage, reference voltage and slope of the compensation ramp of a PCM controlled flyback converter are investigated in detail. Research results show that the duty ratio should be less than 0.5 for a PCM controlled flyback converter without ramp compensation to operate in a stable state. The stability regions in the parameter space between the output capacitor and the proportional coefficient of the error amplifier are enlarged by increasing the input voltage or by decreasing the reference voltage. Furthermore, the ramp compensation also can extend to the stable region. Finally, time-domain simulations and experimental results are presented to verify the theoretical analysis results.

• Nuclear Engineering and Technology
• /
• v.56 no.4
• /
• pp.1532-1537
• /
• 2024

Time-of-flight (TOF) PET detectors with fast-rise-time scintillators and fast-single photon time resolution silicon photomultiplier (SiPM) have been developed to improve the coincidence timing resolution (CTR) to sub-100 ps. The CTR can be further improved with an optimal bandwidth and minimized electronic noise in the readout circuit and this helps reduce the distortion of the fast signals generated from the TOF-PET detector. The purpose of this study was to develop an ultra-high frequency and fully-differential (UF-FD) readout circuit that minimizes distortion in the fast signals produced using TOF-PET detectors, and suppresses the impact of the electronic noise generated from the detector and front-end readout circuits. The proposed UF-FD readout circuit is composed of two differential amplifiers (time) and a current feedback operational amplifier (energy). The ultra-high frequency differential (7 GHz) amplifiers can reduce the common ground noise in the fully-differential mode and minimize the distortion in the fast signal. The CTR and energy resolution were measured to evaluate the performance of the UF-FD readout circuit. These results were compared with those obtained from a high-frequency and single ended readout circuit. The experiment results indicated that the UF-FD readout circuit proposed in this study could substantially improve the best achievable CTR of TOF-PET detectors.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.22 no.12
• /
• pp.2674-2685
• /
• 1997

In this paper, the design and imprlementation of dual-band power amplifier which is used as a critical part for mobile phone to be simultaneously working at a dual band, 800MHz CDAM and PCS frequency band is described. DC operating point of power FET is limited to Class-B to enable long talk time considering that the tyupical power range of CDMA phones in working is around 10 to Class-B to enable long talk time considering that the typical power range of CDMA phones in working is around 10 to 15dBm, i.e., liner range. The power amplifier which employs two GaAs FETs with good linerity at a low operating point has duplexer cuplexer circuit to separate two frequency bands at input and output stage. Electromagnetic analysis for via holes and coupling between narrow transmission lines is included to design a circuit. Moduld size of 0.96CC($22{\times}14.5{\times}3mm^3$) and maximum module current of 130mA at output power range, 10 to 15dBm are attained. The power amplifer module has achieved ACPR performance with 2 to 3dB marging from IS-95 requirement at output powers, 23.5dBm for PCS and 28dBm for 800MHz CDMA respectively.

• Journal of the Korea Academia-Industrial cooperation Society
• /
• v.16 no.9
• /
• pp.6247-6253
• /
• 2015

This paper presents the transient-response improved LDO regulator based on parallel error amplifiers. The proposed LDO regulator consists of an error amplifier (E/A1) which has a high gain and narrow bandwidth and a second amplifier (E/A2) which has low gain and wide bandwidth. These amplifiers are in parallel structure. Also, to improve the transient-response properties and slew-rate, some circuit block is added. Using pole-splitting technique, an external capacitor is reduced in a small on-chip size which is suitable for mobile devices. The proposed LDO has been designed and simulated using a Megna/Hynix $0.18{\mu}m$ CMOS parameters. Chip layout size is $500{\mu}m{\times}150{\mu}m$. Simulation results show 2.5 V output voltage and 100 mA load current in an input condition of 2.7 V ~ 3.3 V. Regulation Characteristic presents voltage variation of 26.1 mV and settling time of 510 ns from 100mA to 0 mA. Also, the proposed circuit has been shown voltage variation of 42.8 mV and settling time of 408 ns from 0 mA to 100 mA.

• The Journal of Korean Institute of Electromagnetic Engineering and Science
• /
• v.14 no.2
• /
• pp.183-191
• /
• 2003

In this paper, the interference cancellation system, which is used to cancel the feedback signal In the wireless communication system with the same frequency, is studied. The time-varying feedback signal generated from transmitter antenna to receiver antenna reduces the performance of the receiver system. The interference cancellation system using adaptive feedback method(AF-ICS) is suggested to prevent the oscillation of the receiver system and maintain the maximum output power of the power amplifier by the reduction of time-varying feedback signal.

• ETRI Journal
• /
• v.30 no.5
• /
• pp.729-734
• /
• 2008

Wireless communication systems, such as WLAN or Bluetooth receivers, employ preamble data to estimate the channel characteristics, introducing stringent settling-time constraints. This makes the use of traditional closed-loop feedback automatic gain control (AGC) circuits impractical for these applications. In this paper, a compact feedforward AGC circuit is proposed to obtain a fast-settling response. The AGC has been implemented in a 0.35 ${\mu}m$ standard CMOS technology. Supplied at 1.8 V, it operates with a power consumption of 1.6 mW at frequencies as high as 100 MHz, while its gain ranges from 0 dB to 21 dB in 3 dB steps through a digital word. The settling time of the circuit is below 0.25 ${\mu}s$.

• Proceedings of the KOSOMBE Conference
• /
• v.1995 no.11
• /
• pp.278-281
• /
• 1995

In this paper, we have developed EEG (electroencephalography) analyzer for monitoring the condition of brain in neurological surgery. This system is composed of EEG amplifier. personal-computer and BSP (Digital Signal Processor). By parallel processing of DSP, this system can analysis the power spectral density change of EEG in real-time and display the CSA(Compressed Spectral Array) and CDSA(Color Density Spectral array) of EEG. This system was tested by real EEG and showed the change of EEG.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.19 no.4
• /
• pp.328-333
• /
• 2006

In this paper, we developed a pressure measurement apparatus with the parallel structure to improve the measurement efficiency of pressure sensors by reducing the measurement time of pressure. The developed system has two parallel positions for loading Silicon pressure sensor and has a dual valve structure. The semiconductor pressure sensors prepared by Copal Electronics were used to confirm the performance of the developed measurement system. Two stage differential amplifier circuit was employed to amplify the weak output signal and the amplified output signal was improved utilizing a low-pass filter. New apparatus shows the measurement time of pressure two times shorter than that of conventional one with the serial structure, while both structures show the similar linear output versus pressure characteristics.