• Journal of the Institute of Electronics Engineers of Korea SD
• /
• v.43 no.2 s.344
• /
• pp.96-104
• /
• 2006

This paper presents design methodology, encient verification and implementation of a CAN protocol controller. The design methodology uses a heuristic technique to make the design flexible and cost effective. Using the design methodology, we created architecture for a CAN controller which has flexible and low cost features. For faster time-to-market and reliable operation of the designed CAN protocol controller, we p개posed a three-step verification process which uses three different kinds of verification techniques. The goal of this three-step verification is to reduce the number of test sequences in order to rapidly implement the design without loss of reliability for faster time-to-market. The designed CAN protocol controller was fabricated using a 0.35 micrometer CMOS technology.

• Proceedings of the Korean Society of Precision Engineering Conference
• /
• 2000.05a
• /
• pp.759-762
• /
• 2000

In order to reduce lead-time and cost, recently the technology of Rapid Prototyping and Manufacturing (PR/M) has been used widely. So various RP/M methods have been developed and these systems commercialized several years ago. But we have carried out rapid product, such as sphere, by the milling process instead of RP system. in the case of sphere with three-dimensional shape. the machining method using conventional milling machine has resulted in some troubles because of its deformation and lack of stiffness which is due to usual work piece set up method. In this paper, the feasibility of milling process which is divided into two steps such as the-upper-and-1ower-face milling process using supporting material were investigated and suggested.

• Proceedings of the KSR Conference
• /
• 2000.05a
• /
• pp.157-163
• /
• 2000

Testing evaluation is a part of process for design, production, evaluation, operation and abolition, and is the process of certifying system performance. The main purpose of testing evaluation is to reduce the risk factor under the determining process. Testing process has the three step such as design qualification, integration and validation test in factory, system integration and commissioning test. Design Qualification is to verify errors on the design process. Integration and validation test in factory is for the H/W and S/W of an equipment and is to verify interface of subsystem, communication protocol and main functions. System integration and commissioning test is a functional test to adjust successful installation of equipment. According to the testing process, briefly consideration for test item, test method and test contents about signalling system is carried out.

• Proceedings of the Computational Structural Engineering Institute Conference
• /
• 2006.04a
• /
• pp.200-207
• /
• 2006

A new formal standardization methodology of the structural design document information is proposed in this paper. The standardization process is divided into three steps: pre-process of the collected sample document (CSD), construction of the document structure, and definition of the occurrence of each element in the document. During the pre-process, the detail document contents in the CSD are indexed with templates defined in this study, and the indexed CSD is translated into XML Schema (XSD) formal Afterwards the degree of confidences of all elements between the temporary standard document (TSD) and the translated CSD are calculated by using the XML schema matching algorithm; the TSD is then updated. This second step is repeated until all of the CSD are compared. In the final step, the common elements and unbounded elements are extracted by determining the occurrence of the temporary document elements, and the standardized document schema is exported in the XSD format. The case study dealing with the structural calculation documents show that the ,proposed methodology can be effectively used to build a XML -based information model of structural design documents.

• Journal of Power Electronics
• /
• v.14 no.5
• /
• pp.926-936
• /
• 2014

A simplified and effective space vector pulse-width modulation (SVPWM) algorithm with two and three levels for three-phase voltage-source converters is proposed in this study. The proposed SVPWM algorithm only uses several linear calculations on three-phase modulated voltages without any complicated trigonometric calculations adopted by conventional SVPWM. This simplified SVPWM also avoids choosing the vector sector required by conventional SVPWM. A two-level overmodulation scheme is integrated into the proposed two-level SVPMW to generate the output voltage that increases from a linear region to a six-step state with a smoothly linear transition characteristic and a simple overmodulation process without a lookup table and complicated nonlinear functions. The three-level SVPWM with a proportional-integral controller effectively balances the neutral point potential of the neutral point clamped converter. Results from the simulation in MATLAB/Simulink and the experiment based on a digital signal processor are provided to clearly demonstrate the validity and effectiveness of the proposed strategies.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.4 no.3
• /
• pp.196-203
• /
• 2004

A three-dimensional (3D) IC technology platform is presented for high-performance, low-cost heterogeneous integration of silicon ICs. The platform uses dielectric adhesive bonding of fully-processed wafer-to-wafer aligned ICs, followed by a three-step thinning process and copper damascene patterning to form inter-wafer interconnects. Daisy-chain inter-wafer via test structures and compatibility of the process steps with 130 nm CMOS sal devices and circuits indicate the viability of the process flow. Such 3D integration with through-die vias enables high functionality in intelligent wireless terminals, as vertical integration of processor, large memory, image sensors and RF/microwave transceivers can be achieved with silicon-based ICs (Si CMOS and/or SiGe BiCMOS). Two examples of such capability are highlighted: memory-intensive Si CMOS digital processors with large L2 caches and SiGe BiCMOS pipelined A/D converters. A comparison of wafer-level 3D integration 'lith system-on-a-chip (SoC) and system-in-a-package (SiP) implementations is presented.

• The Journal of Korean Institute of Communications and Information Sciences
• /
• v.27 no.2B
• /
• pp.125-136
• /
• 2002

It is very important to acquire the synchronization in a intercell asynchronous WCDMA system, and it is carried out through the three-step cell search process. The cell search can operate in a stepwise parallel manner, where each step works in pipelined operation, to reduce the cell search time. In case that the execution time is set to be the same in each step, excessive accumulations will be caused in both step 1 and step 3, because step 2 should take at least one frame for its processing. In general, the effect of post-detection integration becomes saturated as the number of the accumulations increases. Therefore, the stepwise parallel scheme does not give much enhancement. In this paper, the performance of the stepwise parallel processing for cell search in WCDMA system is analyzed over Rayleigh fading channels. Through the analysis, the effect of cell search parameters such as the number of accumulations in each step and the power ratio allocated among channels is investigated. In addition, the performance of the stepwise parallel cell search is improved by adjusting the execution time appropriately for each step and is compared with that of the conventional stepwise serial processing.

• 한국정보교육학회:학술대회논문집
• /
• 2010.08a
• /
• pp.227-233
• /
• 2010

Graph is applied to GIS, Network, AI and so on. We use graph concept in our daily life unconsciously. So this paper describe how graph concept is used when robot searches shortest path between two distinct vertices. It is performed in real world. For this, it consists of three step; maze traverse, graph generation, and shortest path search. Maze traverse steps is that robot navigates maze. It is most difficult step. Graph generation step is to represent structural information into graph. Shortest path search step is to that robot move between two vertices. It is not implemented yet. So we introduce process in design level.

• Current Optics and Photonics
• /
• v.1 no.1
• /
• pp.7-11
• /
• 2017

In this study, multilayered graphene was easily transferred to the target substrate in one step using thermal release tape. The transmittance of the transferred graphene according to the number of layers was measured using a spectrophotometer. The sheet resistance was measured using a four-point probe system. Graphene formed using this transfer method showed almost the same electrical and optical properties as that formed using the conventional poly (methyl methacrylate) transfer method. This method is suitable for the mass production of graphene because of the short process time and easy large-area transfer. In addition, multilayered graphene can be transferred on various substrates without wetting problem using the one-step dry transfer method. In this work, this easy transfer method was used for dielectric substrates such as glass, paper and polyethylene terephthalate, and a sheet resistance of ~240 ohm/sq was obtained with three-layer graphene. By fabricating organic solar cells, we verified the feasibility of using this method for optoelectronic devices.

• Journal of the Korea Safety Management & Science
• /
• v.25 no.3
• /
• pp.55-62
• /
• 2023

Public institutions have a responsibility to ensure the safety of their employees and the public. One way to do this is to implement a systematic safety inspection system based on risk assessments and continuous improvements. This study developed a systematic safety inspection system for public institutions that are ordered construction projects. The proposed system in this study consists of a three-step process: (1) developing safety grade evaluation tables, (2) preparing and conducting safety inspections, and (3) evaluating and improving safety management grades. The first step is to develop safety grade evaluation tables by analysis and diagnosis of the construction site's work type, disaster statistics, and related laws. The second step is to conduct safety inspections using the developed evaluation tables. The third step is to determine the safety management grade based on the results of the safety inspection, and to improve risk factors found during the safety evaluation. The proposed system was implemented in highway construction projects carried out by public institutions. The results showed that the proposed system has two major effects: (1) reducing accident-related deaths and injuries, (2) improving safety management levels by continuous evaluation and improvement. The proposed system can be utilized in construction projects ordered by public institutions to improve the level of occupational safety and health.