Browse > Article

Design and Verification of a CAN Protocol Controller for VLSI Implementation  

Kim, Nam-Sub (School of Electronics and Information, Kyung Hee University)
Cho, Won-Kyung (School of Electronics and Information, Kyung Hee University)
Publication Information
Journal of the Institute of Electronics Engineers of Korea SD / v.43, no.2, 2006 , pp. 96-104 More about this Journal
Abstract
This paper presents design methodology, encient verification and implementation of a CAN protocol controller. The design methodology uses a heuristic technique to make the design flexible and cost effective. Using the design methodology, we created architecture for a CAN controller which has flexible and low cost features. For faster time-to-market and reliable operation of the designed CAN protocol controller, we p개posed a three-step verification process which uses three different kinds of verification techniques. The goal of this three-step verification is to reduce the number of test sequences in order to rapidly implement the design without loss of reliability for faster time-to-market. The designed CAN protocol controller was fabricated using a 0.35 micrometer CMOS technology.
Keywords
CAN; CANbus; Controller; Verification; Time-to-market; VLST;
Citations & Related Records
연도 인용수 순위
  • Reference
1 Namsub Kim, Kyoohyung Cho, Dawi Kim, Jinsang Kim, and Wonkyung Cho, 'Design and verification of a CAN controller for custom ASIC,' in Proc. 10th International CAN Conference on Semiconductor solutions (iCC2005), pp. 13-18, 2005
2 Arnaldo S. R Oliveira, Nelson L. Arqueiro, Pedro N. Fonseca, 'CLAN - A technology-independent synthesizable CAN controller,' in Proc. 10th International CAN Conference on Semiconductor solutions (iCC2005), pp, 108-115, 2005
3 Van Osch M. and Smolka S. A., 'Finite-State Analysis of the CAN Bus Protocol', in Proc. Sixth IEEE International Symposium on High Assurance Systems Engineering, pp. 42-52, 2001   DOI
4 International Standard ISO 16845, Road vehicles Controller area network (CAN) Conformance test plan, 2004
5 Philips Semiconductors, SJA1000 Stand-alone CAN controller DATA SHEET, 2000
6 International Standard ISO 11898-1, Road vehicles Controller area network (CAN), Part1: Data link layer and physical signaling, 2003
7 Florian Hartwich and Armin Bassemir, 'The Configuration of the CAN Bit Timing,' in Proc. 6th International CAN Conference (iCC99), 1999
8 Ashenden P.J., 'Modeling digital systems using VHDL,' IEEE Potentials, vol. 17, pp. 27-30, 1998   DOI   ScienceOn
9 Hoi Jun Yoo, IP Authoring and SoC Design Methodology, Technical Document at SIPAC, 2003
10 Byoung-Woon Kim and Chong-Min Kyung, 'Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis,' IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, pp. 240-252, 2002   DOI   ScienceOn
11 Winter A., Bittruf D., Tanurhan Y., and Muller-Glaser K. D., 'Rapid prototyping of a communication controller for the CAN bus,' in Proc. Seventh IEEE International Workshop on Rapid System Prototyping, pp. 152-157, 1996   DOI
12 Guerrero C., Rodriguez-Navas G. and Proenza J., 'Design and implementation of a redundancy manager for triple redundant CAN controllers,' in Proc. The 28th Annual Conference of the IEEE on Industrial Electronics Society (IECON '02), pp. 2294-2299, 2002   DOI
13 Wolfhard Lawrenz, CAN System Engineering From Theory to Practical Applications, Springer, 1997
14 J. de Lucas, M. Quintana, T. Riesgo, Y. Torroja, and J. Uceda, 'Design of a CAN interface for custom circuits,' in Proc. The 25th Annual Conference of the IEEE on Industrial Electronics Society (IECON '99), vol. 2, pp. 662-667, 1999   DOI
15 Donchev B. and Hristov M., 'Implementation of CAN controller with FPGA structures,' in Proc. CAD Systems in Microelectronics(CADSM 2003), pp. 577-580, 2003
16 Kirschbaum A., Renner F. M., Wilmes A., and Glesner M., 'Rapid-Prototyping of a CAN-Bus Controller: A Case Study,' in proc. Seventh IEEE International Workshop on Rapid System Prototyping, pp. 19-21, 1996   DOI