• 제목/요약/키워드: Thin film transistors

검색결과 867건 처리시간 0.031초

고온 다결정 실리콘 박막트랜지스터의 전기적 특성과 누설전류 특성 (Electrical Characteristics and Leakage Current Mechanism of High Temperature Poly-Si Thin Film Transistors)

  • 이현중;이경택;박세근;박우상;김형준
    • 한국전기전자재료학회논문지
    • /
    • 제11권10호
    • /
    • pp.918-923
    • /
    • 1998
  • Poly-silicon thin film transistors were fabricated on quartz substrates by high temperature processes. Electrical characteristics were measured and compared for 3 transistor structures of Standard Inverted Gate(SIG), Lightly Doped Drain(LDD), and Dual Gate(DG). Leakage currents of DG and LDD TFT's were smaller that od SIG transistor, while ON-current of LDD transistor is much smaller than that of SIG and DG transistors. Temperature dependence of the leakage currents showed that SIG and DG TFT's had thermal generation current at small drian bias and Frenkel-Poole emission current at hight gate and drain biases, respectively. In case of LDD transistor, thermal generation was the dominant mechanism of leakage current at all bias conditions. It was found that the leakage current was closely related to the reduction of the electric field in the drain depletion region.

  • PDF

Transferrable single-crystal silicon nanomembranes and their application to flexible microwave systems

  • Seo, Jung-Hun;Yuan, Hao-Chih;Sun, Lei;Zhou, Weidong;Ma, Zhenqiang
    • Journal of Information Display
    • /
    • 제12권2호
    • /
    • pp.109-113
    • /
    • 2011
  • This paper summarizes the recent fabrication and characterizations of flexible high-speed radio frequency (RF) transistors, PIN-diode single-pole single-throw switches, as well as flexible inductors and capacitors, based on single-crystalline Si nanomembranes transferred on polyethylene terephthalate substrates. Flexible thin-film transistors (TFTs) on plastic substrates have reached RF operation speed with a record cut-off/maximum oscillation frequency ($f_T/f_{max}$) values of 3.8/12 GHz. PIN diode switches exhibit excellent ON/OFF behaviors at high RF frequencies. Flexible inductors and capacitors compatible with high-speed TFT fabrication show resonance frequencies ($f_{res}$) up to 9.1 and 13.5 GHz, respectively. Robust mechanical characteristics were also demonstrated with these high-frequency passives components.

The Effects of Doping Hafnium on Device Characteristics of $SnO_2$ Thin-film Transistors

  • 신새영;문연건;김웅선;박종완
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2011년도 제40회 동계학술대회 초록집
    • /
    • pp.199-199
    • /
    • 2011
  • Recently, Thin film transistors (TFTs) with amorphous oxide semiconductors (AOSs) can offer an important aspect for next generation displays with high mobility. Several oxide semiconductor such as ZnO, $SnO_2$ and InGaZnO have been extensively researched. Especially, as a well-known binary metal oxide, tin oxide ($SnO_2$), usually acts as n-type semiconductor with a wide band gap of 3.6eV. Over the past several decades intensive research activities have been conducted on $SnO_2$ in the bulk, thin film and nanostructure forms due to its interesting electrical properties making it a promising material for applications in solar cells, flat panel displays, and light emitting devices. But, its application to the active channel of TFTs have been limited due to the difficulties in controlling the electron density and n-type of operation with depletion mode. In this study, we fabricated staggered bottom-gate structure $SnO_2$-TFTs and patterned channel layer used a shadow mask. Then we compare to the performance intrinsic $SnO_2$-TFTs and doping hafnium $SnO_2$-TFTs. As a result, we suggest that can be control the defect formation of $SnO_2$-TFTs by doping hafnium. The hafnium element into the $SnO_2$ thin-films maybe acts to control the carrier concentration by suppressing carrier generation via oxygen vacancy formation. Furthermore, it can be also control the mobility. And bias stability of $SnO_2$-TFTs is improvement using doping hafnium. Enhancement of device stability was attributed to the reduced defect in channel layer or interface. In order to verify this effect, we employed to measure activation energy that can be explained by the thermal activation process of the subthreshold drain current.

  • PDF

ELA 결정화와 SPC 결정화를 이용한 쇼트키 장벽 다결정 실리콘 박막 트랜지스터 (Schottky barrier Thin-Film-Transistors crystallized by Excimer laser annealing and solid phase crystallization method)

  • 신진욱;최철종;조원주
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
    • /
    • pp.129-130
    • /
    • 2008
  • Polycrystalline silicon (poly-Si) Schottky barrier thin film transistors (SB-TFT) are fabricated by erbium silicided source/drain for n-type SB-TFT. High quality poly-Si film were obtained by crystallizing the amorphous Si film with excimer laser annealing (ELA) or solid phase crystallization (SPC) method. The fabricated poly-Si SB-TFTs have a large on/off current ratio with a low leakage current. Moreover, the electrical characteristics of poly-Si SB TFTs are significantly improved by the additional forming gas annealing in 2 % $H_2/N_2$, because the interface trap states at the poly-Si grain boundaries and at the gate oxide/poly-Si channel decreased.

  • PDF

Organic Thin Film-Transistor using Pentacene

  • Kim, Seong-Hyun;Hwang, Do-Hoon;Park, Heuk;Chu, Hye-Young;Lee, Jeong-Ik;Do, Lee-Mi;Zyung, Tae-Hyoung
    • 한국정보디스플레이학회:학술대회논문집
    • /
    • 한국정보디스플레이학회 2000년도 제1회 학술대회 논문집
    • /
    • pp.215-216
    • /
    • 2000
  • We fabricated the thin-film transistors using organic semiconductor, pentacene, on $SiN_x$, gate insulator. X-ray diffraction experiments were performed for the sample after heat-treatments at higher temperatures. We confirmed that we obtained "thin-film phase" from the condition used here. From the electrical measurements, we also confirmed that no charges are accumulated at the interface between organic and insulating layer, and FET characteristics of the organic FET using pentacene was discussed.

  • PDF

Physics-Based SPICE Model of a-InGaZnO Thin-Film Transistor Using Verilog-A

  • Jeon, Yong-Woo;Hur, In-Seok;Kim, Yong-Sik;Bae, Min-Kyung;Jung, Hyun-Kwang;Kong, Dong-Sik;Kim, Woo-Joon;Kim, Jae-Hyeong;Jang, Jae-Man;Kim, Dong-Myong;Kim, Dae-Hwan
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제11권3호
    • /
    • pp.153-161
    • /
    • 2011
  • In this work, we report the physics-based SPICE model of amorphous oxide semiconductor (AOS) thin-film transistors (TFTs) and demonstrate the SPICE simulation of amorphous InGaZnO (a-IGZO) TFT inverter by using Verilog-A. As key physical parameter, subgap density-of-states (DOS) is extracted and used for calculating the electric potential, carrier density, and mobility along the depth direction of active thin-film. It is confirmed that the proposed DOS-based SPICE model can successfully reproduce the voltage transfer characteristic of a-IGZO inverter as well as the measured I-V characteristics of a-IGZO TFTs within the average error of 6% at $V_{DD}$=20 V.

Improved Bias Stress Stability of Solution Processed ITZO/IGZO Dual Active Layer Thin Film Transistor

  • Kim, Jongmin;Cho, Byoungdeog
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2015년도 제49회 하계 정기학술대회 초록집
    • /
    • pp.215.2-215.2
    • /
    • 2015
  • We fabricated dual active layer (DAL) thin film transistors (TFTs) with indium tin zinc oxide (ITZO) and indium gallium zinc oxide (IGZO) thin film layers using solution process. The ITZO and IGZO layer were used as the front and back channel, respectively. In order to investigate the bias stress stability of ITZO SAL (single active layer) and ITZO/IGZO DAL TFT, a gate bias stress of 10 V was applied for 1500 s under the dark condition. The SAL TFT composed of ITZO layer shows a poor positive bias stability of ${\delta}VTH$ of 13.7 V, whereas ${\delta}VTH$ of ITZO/IGZO DAL TFT was very small as 2.6 V. In order to find out the evidence of improved bias stress stability, we calculated the total trap density NT near the channel/gate insulator interface. The calculated NT of DAL and SAL TFT were $4.59{\times}10^{11}$ and $2.03{\times}10^{11}cm^{-2}$, respectively. The reason for improved bias stress stability is due to the reduction of defect sites such as pin-hole and pores in the active layer.

  • PDF

Electrical Properties of Local Bottom-Gated MoS2 Thin-Film Transistor

  • Kwon, Junyeon;Lee, Youngbok;Song, Wongeun;Kim, Sunkook
    • 한국진공학회:학술대회논문집
    • /
    • 한국진공학회 2014년도 제46회 동계 정기학술대회 초록집
    • /
    • pp.375-375
    • /
    • 2014
  • Layered semiconductor materials can be a promising candidate for large-area thin film transistors (TFTs) due to their relatively high mobility, low-power switching, mechanically flexibility, optically transparency, and amenability to a low-cost, large-area growth technique like thermal chemical vapor deposition (CVD). Unlike 2D graphene, series of transition metal dichalcogenides (TMDCs), $MX_2$ (M=Ta, Mo, W, X=S, Se, Te), have a finite bandgap (1~2 eV), which makes them highly attractive for electronics switching devices. Recently, 2D $MoS_2$ materials can be expected as next generation high-mobility thin-film transistors for OLED and LCD backplane. In this paper, we investigate in detail the electrical characteristics of 2D layered $MoS_2$ local bottom-gated transistor with the same device structure of the conventional thin film transistor, and expect the feasibility of display application.

  • PDF

Fabrication of Thin Film Transistors based on Sol-Gel Derived Oxide Semiconductor Layers by Ink-Jet Printing Technology

  • 문주호;김동조;송근규;정영민;구창영
    • 한국재료학회:학술대회논문집
    • /
    • 한국재료학회 2009년도 춘계학술발표대회
    • /
    • pp.16.1-16.1
    • /
    • 2009
  • We have fabricated solution processed oxide semiconductor active layer for thin film transistors (TFTs). The oxide semiconductor layers were prepared by ink-jet printing the sol-gel precursor solution based on doped-ZnO. Inorganic ZnO-based thin films have drawn significant attention as an active channel layer for TFTs applications alternative to conventional Si-based materials and organic semiconducting materials, due to their wide energy band gap, optical transparency, high mobility, and better stability. However, in spite of such excellent device performances, the fabrication methods of ZnO related oxide active layer involve high cost vacuum processes such as sputtering and pulsed laser deposition. Herein we introduced the ink-jet printing technology to prepare the active layers of oxide semiconductor. Stable sol-gel precursor solutions were obtained by controlling the composition of precursor as well as solvents and stabilizers, and their influences on electrical performance of the transistors were demonstrated by measuring electrical parameters such as off-current, on-current, mobility, and threshold voltage. Microstructure and thermal behavior of the doped ZnO films were investigated by SEM, XRD, and TG/DTA. Furthermore, we studied the influence of the ink-jet printing conditions such as substrate temperature and surface treatment on the microstructure of the ink-jet printed active layers and electrical performance. The mobility value of the device with optimized condition was about 0.1-1.0 $cm^2/Vs$ and the on/off current ratio was about $10^6$. Our investigations demonstrate the feasibility of the ink-jet printed oxide TFTs toward successful application to cost-effective and mass-producible displays.

  • PDF