• Journal of the Korean Society for Precision Engineering
• /
• v.17 no.12
• /
• pp.61-67
• /
• 2000

In switched reluctance motor(SRM) drive, it is necessary to synchronize the stator phase excitation with the rotor position. Therefore the rotor position information is an essential. Usually optical encoders or resolvers are used to provide the rotor position information. These sensors are expensive and are not suitable for high speed operation. In general, the accuracy of the switching angle is dependent upon the resolution of the encoder and the sampling period of the microprocessor. But the region of high speed, switching angles are fluctuated back and forth from the preset values, which are cause by the sampling period of the microprocessor. Therefore, the low cost linear encoder suitable for the practical and stable SRM drive is proposed and the control algorithm to provide the switching signals using the simple digital logic circuit is also presented in this paper. It is verified from the experiments that the proposed encoder and logic controller can be a powerful candidate for the practical low cost SRM drive.

• Journal of Institute of Control, Robotics and Systems
• /
• v.8 no.4
• /
• pp.319-326
• /
• 2002

In switched reluctance motor(SRM) drive, it is important to synchronize the stator phase excitation with the rotor position; therefore, the information about rotor position is essential. Generally, optical encoders or resolvers are used to provide the information. However, these sensors are expensive and are not suitable for high-speed operation. The accuracy of the switching angles is dependent upon the resolution of the encoder and the sampling period of the microprocessor. In the high-speed region, switching angles are fluctuated back and forth out of the preset value, which is caused by the sampling period of the microprocessor. In this paper, a low cost linear encoder suitable far the practical and stable SRM drive is proposed and also the control algorithm to generate the switching signals using a simple digital logic is presented. The validity of the proposed linear encoder with a proper logic controller is verified through the experiments.

• The Transactions of the Korean Institute of Power Electronics
• /
• v.8 no.3
• /
• pp.230-238
• /
• 2003

In this paper, Inverter drives adopting 2 phase space vector SRP-PWM (Separately Randomized Pulse Position PWM) with fixed switching frequency is proposed. The proposed 2 phase space vector SRP-PWM scheme is based on the 3 phase SRP-PWM. In the proposed SRP-PWM scheme, each of two phase pulses is located randomly in each switching interval. The experimental results show that the voltage and acoustic noise harmonics are spread to a wide band area. Also, the performance of the proposed 2 phase SRP-PWM and the conventional center aligned SVM are compared to each other. In result, the speed response is nearly similar to each other from the viewpoint of the v/f constant control.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2003.10a
• /
• pp.145-148
• /
• 2003

MPLS is one of the most important technics for the growth of the next generation network. MPLS is a kind of third layers switching technics which is combined with second layers switching speed and third layers routing ability. And a simple label switching paradigm which uses short and fired lengths of lables is available in MPLS, too. Like this way, MPLS not only can keep its competitive price but also keep its merits such as second layers speed, third layers expansion, and compatibility with existing protocols. That means the traffic engineering, VPN, QoS ran be supported easily in MPLS. In this thesis, therefore, we will implement a small inter-networking based on MPLS and analyze its performance.

• 전기의세계
• /
• v.28 no.7
• /
• pp.49-55
• /
• 1979

This paper describes the mechanisms which breaks A.C. over-current protection in low voltage load. For the high speed over-current protection, it consists of thyristor switching circuit by forced commutation, IC logic gate controlled circuit and over-current detector with reed switch. Under various duty conditions, breacker was carried out several experiments and discussions. The results are as follows; (1) over-current cut off is possible within a quarter cycle (4ms at 60Hz) and clear is at least ten times faster than its electromechanical equivalent. (2) as the forced commutation thyristor circuit breaker has capability of high speed break, equivalent surgy current capacity of switching thyristor is increased more than twenty times of its rated current. (3) breaker using solid state dose not produce any harmful arc during switching period. Therefore the breaker above described may be considered an effective over-current protector for soli state power devices in industrial applications.

• The Proceedings of the Korean Institute of Illuminating and Electrical Installation Engineers
• /
• v.7 no.4
• /
• pp.51-58
• /
• 1993

This paper proposed a minmum time control method by a parabolic switching function to high speed position control, with high accuracy, of a Linear OC Motor A proposed method is organized simply and a bang-bang control's signal switched on a parabola type switching function in the phase for a minimum time control realization. However, a sliding mode occurs owing to system's modelling errors, so the minimum time control is realized a once switching bang-bang control by repeating trial experiments. Next time, in a neighborhood of the origin in the phase plane, a Linear OC Motor is stopped at the origin by the linear feedback control.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.543-547
• /
• 2000

Power factor and harmonics are increasingly important for high speed train auxiliary block. This paper presents experimental results of the power factor and harmonic performance of two parallel PWM circuits under various supply and load conditions. For reducing harmonics the harmonic content is eliminated by the phase shift between two converters switching phase. Experimental results show the usefulness of the proposed method and applicability to PWM converter in auxiliary block of high speed train.

• Proceedings of the KIPE Conference
• /
• 2000.07a
• /
• pp.274-277
• /
• 2000

Power factor and harmonics are increasingly important for high speed train auxiliary block. This paper presents experimental results of the power factor and harmonic performance of four parallel PWM converter circuits under various supply and load conditions. For reducing harmonics the harmonic content is eliminated by the phase shift between four converters switching phase. Experimental results show the usefulness of the proposed method and applicability to PWM converter in auxiliary block of high speed train.

• Proceedings of the KWS Conference
• /
• 2006.05a
• /
• pp.157-159
• /
• 2006

This study used by high speed DSP for more developing capability of inverter GMA welding machine. It also is designed by high speed DSP GMA welding system for real time control and improve of welding capability throught the switching frequency control by using of high speed DSP.

• Transactions on Electrical and Electronic Materials
• /
• v.10 no.2
• /
• pp.44-48
• /
• 2009

A simulation study of a 10-bit two-stage DAC was done by using a conventional current switch cell. The DAC adopts the segmented architecture in order to reduce the circuit complexity and the die area. The 10-bit CMOS DAC was designed in 2 blocks, a unary cell matrix for 6 MSBs and a binary weighted array for 4 LSBs, for fabrication in a 0.35-${\mu}m$ CMOS process. To cancel the accumulation of errors in each current cell, a symmetrical switching sequence is applied in the unary cell matrix for 6 MSBs. To ensure high-speed operation, a decoding circuit with one stage latch and a cascode current source were developed. Simulations show that the maximum power consumption of the 10-bit DAC is 74 mW with a sampling frequency of 100 MHz.