• Proceedings of the KSR Conference
• /
• 2008.11b
• /
• pp.1188-1194
• /
• 2008

Derail accident of train and motorcar through signal override causes such a huge obstruction in train service. To minimize such derail accidents, number of bills were examined such as installing normal and reverse position indicator on the switch. A indicator was necessary which does not affect current equipments and not to be confused as traffic lights. Normal and reverse position indicator is installed in the middle of the rail in front of front rod of switch. It is to prevent derail accident while manual handling of obstacle by ease of verifying normal and reverse position by attendants or motorcar driver. Also, it is a device that prevents accidents by indicating normal and reverse position of switch during night service of motorcar. Such a prevention accomplished through thorough maintenancework of equipment, precise handling of operators and exterior factors are eliminated or perceived and treated well.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.14 no.1
• /
• pp.197-204
• /
• 2010

This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented m a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage. The 1% settling time of the opamp is measured to be 560 ns with load capacitance of 16 pF. The experimental testing of the sigma-delta modulator with bit-stream inspection and analog spectrum analyzing plot is performed. The die size is $1.9{\times}1.5\;mm$.

• Proceedings of the KSR Conference
• /
• 2011.05a
• /
• pp.1440-1444
• /
• 2011

Memory-device is one of the auxiliary components of point-switch machine; connecting front-rod and tongue-rail. The right side and left side of memory-device are different from each other. When there would be a derailing accident of rolling stock or motor-car, the memory-device properly bends and protects the internal of point-switch machine. Memory-device is one of the important site maintenance spare parts. Memory-device for each of right and left side should be secured so that they can be installed on correct side during an exchange work. This study suggests the development of memory-device with different left and right side and the performance test of it. The study intends to contribute in the convenience improvement of maintenance by improving the unification of memory-device.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2006.05a
• /
• pp.906-909
• /
• 2006

This paper proposes a new body-effect compensated switch configuration for low voltage and low distortion switched-capacitor (SC) applications. The proposed circuit allows rail-to-rail switching operation for low voltage SC circuits and has better total harmonic distortion than the conventional bootstrapped circuit by 19 dB. A 2-1 cascaded sigma-delta modulator is provided for performing the high-resolution analog-to-digital conversion on audio codec in a communication transceiver. An experimental prototype for a single-stage folded-cascode operational amplifier (opamp) and a 2-1 cascaded sigma-delta modulator has been implemented in a 0.25 micron double-poly, triple-metal standard CMOS process with 2.7 V of supply voltage.

• Proceedings of the Korean Institute of Information and Commucation Sciences Conference
• /
• 2010.05a
• /
• pp.483-485
• /
• 2010

A 200kS/s 10-bit successive approximation(SA) ADC with a rail-to-rail input range is proposed. The proposed SA ADC consists of DAC, comparator, and successive approximation register(SAR) logic. The folded-type capacitor DAC with the boosted NMOS switches is used to reduce the power consumption and chip area. Also, the time-domain comparator which uses a fully differential voltage-to-time converter improves the PSRR and CMRR. The SAR logic uses the flip-flop with a half valid window, it results in the reduction of the power consumption and chip area. The proposed SA ADC is designed by using a $0.18{\mu}m$ CMOS process with 1V supply.

• Journal of the Korean Society of Manufacturing Technology Engineers
• /
• v.24 no.2
• /
• pp.203-210
• /
• 2015

This paper investigates the failure of a car with a 2.5-liter CRDi engine of the Hyundai Company. The failure is caused by intermittent poor acceleration while driving. To analyze the cause, we investigated the air intake volume, the fuel injection, and the air-fuel ratio, which were determined to be normal. The brake switch signal error was discovered while analyzing the function that limits the output of the engine. While investigating the cause, we discovered the corrosion of the pins on the connector of the brake switch. We determined that it was generated by soapy water flowing in the solar film. Therefore, the cause of the failure was the brake switch signal errors. Additionally, we determined that ECM was the normal fail-safe mode that implemented the override device for safety during normal acceleration. Based on these results, further solar film experiments must be conducted to fully elucidate the causes.

• Journal of the Korea Institute of Information and Communication Engineering
• /
• v.19 no.1
• /
• pp.149-155
• /
• 2015

This paper proposes 5-MS/s 10-bit digital-to-analog converter(DAC) with the improved linearity. The proposed DAC consists of a 10-bit R-2R-based DAC, an output buffer using a differential voltage amplifier with rail-to-rail input range, and a band-gap reference circuit for the bias voltage. The linearity of the 10-bit R-2R DAC is improved as the resistor of 2R is implemented by including the turn-on resistance of an inverter for a switch. The output voltage range of the DAC is determined to be $2/3{\times}VDD$ from an rail-to-rail output voltage range of the R-2R DAC using a differential voltage amplifier in the output buffer. The proposed DAC is implemented using a 1-poly 8-metal 130nm CMOS process with 1.2-V supply. The measured dynamic performance of the implemented DAC are the ENOB of 9.4 bit, SNDR of 58 dB, and SFDR of 63 dBc. The measured DNL and INL are less than +/-0.35 LSB. The area and power consumption of DAC are $642.9{\times}366.6{\mu}m^2$ and 2.95 mW, respectively.

• Journal of IKEEE
• /
• v.16 no.3
• /
• pp.217-223
• /
• 2012

This paper presents design and operational characteristics of 150 MW pulse power system for high current pulse forming network to control trigger time. The system is composed of two capacitor bank modules. Each capacitor bank module consist of a trigger vacuum switch, 9k 33kJ capacitor, an energy dump circuit, a crowbar circuit and a pulse shaping inductor and is connected in parallel. It is controlled by trigger controller to select operational module and determine triggering time. Pspice simulation was conducted about determining parameters of components such as crowbar circuit, capacitor, pulse forming inductor, trigger vacuum switch and predicting results of experiment circuit. The result of the experiment was in good agreement with the result of the simulation. The various current shapes with 300~650 us pulse width is formed by sequential firing time control of capacitor bank module. The maximum current is about 40 kA during simultaneous triggering of two capacitor bank modules. The developed 150 MW pulse power system can be applied to high current pulse power system such as rock fragmentation power sources, Rail gun, Coil gun, nano-powers, high power microwave.

• Journal of Electrical Engineering and Technology
• /
• v.1 no.2
• /
• pp.216-225
• /
• 2006

This paper presents a new circuit topology of DC busline switch and snubbing capacitor-assisted full-bridge soft-switching PWM inverter type DC-DC power converter with a high frequency link for low voltage large current applications as DC feeding systems, telecommunication power plants, automotive DC bus converters, plasma generator, electro plating plants, fuel cell interfaced power conditioner and arc welding power supplies. The proposed power converter circuit is based upon a voltage source-fed H type full-bridge high frequency PWM inverter with a high frequency transformer link. The conventional type high frequency inverter circuit is modified by adding a single power semiconductor switching device in series with DC rail and snubbing lossless capacitor in parallel with the inverter bridge legs. All the active power switches in the full-bridge inverter arms and DC busline can achieve ZVS/ZVT turn-off and ZCS turn-on commutation operation. Therefore, the total switching losses at turn-off and turn-on switching transitions of these power semiconductor devices can be reduced even in the high switching frequency bands ranging from 20 kHz to 100 kHz. The switching frequency of this DC-DC power converter using IGBT power modules is selected to be 60 kHz. It is proved experimentally by the power loss analysis that the more the switching frequency increases, the more the proposed DC-DC converter can achieve high performance, lighter in weight, lower power losses and miniaturization in size as compared to the conventional hard switching one. The principle of operation, operation modes, practical and inherent effectiveness of this novel DC-DC power converter topology is proved for a low voltage and large current DC-DC power supplies of arc welder applications in industry.

• Journal of Power Electronics
• /
• v.7 no.3
• /
• pp.181-190
• /
• 2007

This paper presents a novel circuit topology of a DC bus line series switch and parallel snubbing capacitor-assisted soft-switching PWM full-bridge inverter type DC-DC power converter with a high frequency planar transformer link, which is newly developed for high performance arc welding machines in industry. The proposed DC-DC power converter circuit is based upon a voltage source-fed H type full-bridge soft-switching PWM inverter with a high frequency transformer. This DC-DC power converter has a single power semiconductor switching device in series with an input DC low side rail and loss less snubbing capacitor in parallel with the inverter bridge legs. All the active power switches in the full-bridge arms and DC bus line can achieve ZCS turn-on and ZVS turn-off transition commutation. Consequently, the total switching power losses occurred at turn-off switching transition of these power semiconductor devices; IGBTs can be reduced even in higher switching frequency bands ranging from 20 kHz to 100 kHz. The switching frequency of this DC-DC power converter using IGBT power modules can be realized at 60 kHz. It is proved experimentally by power loss analysis that the more the switching frequency increases, the more the proposed DC-DC power converter can achieve a higher control response performance and size miniaturization. The practical and inherent effectiveness of the new DC-DC converter topology proposed here is actually confirmed for low voltage and large current DC-DC power supplies (32V, 300A) for TIG arc welding applications in industry.