• 제목/요약/키워드: Successive Channel Switching

검색결과 4건 처리시간 0.022초

이동셀룰러망에서 무선 인지 기반 비협력 동적 주파수 자원 할당 기법 (Uncoordinated Dynamic Frequency Allocation Schemes based on Cognitive Radio in Mobile Cellular Networks)

  • 유현;정준우;이종관;임재성
    • 한국군사과학기술학회지
    • /
    • 제14권5호
    • /
    • pp.833-841
    • /
    • 2011
  • In this paper, we propose uncoordinated dynamic frequency(channel) allocation schemes based on cognitive radio in mobile cellular networks(MCNs). Under the assumptions that mobile base stations are equipped with cognitive radio(CR) function and they construct uncoordinated network, the proposed scheme enables the MCNs by suppression of successive channel switching and management of channel allocation in a dynamic and distributed manner. The proposed scheme is composed of two phase processes. In the first phase, highly orthogonal sequences are generated and assigned to mobile base stations. In the second phase, each mobile base station is allocated a channel according to the pre-assigned orthogonal sequences. Simulation results show that the number of successive spectrum switching is reduced significantly compared with the random switching scheme.

A Single-Ended ADC with Split Dual-Capacitive-Array for Multi-Channel Systems

  • Cho, Seong-Jin;Kim, Ju Eon;Shin, Dong Ho;Yoon, Dong-Hyun;Jung, Dong-Kyu;Jeon, Hong Tae;Lee, Seok;Baek, Kwang-Hyun
    • JSTS:Journal of Semiconductor Technology and Science
    • /
    • 제15권5호
    • /
    • pp.504-510
    • /
    • 2015
  • This paper presents a power and area efficient SAR ADC for multi-channel near threshold-voltage (NTV) applications such as neural recording systems. This work proposes a split dual-capacitive-array (S-DCA) structure with shifted input range for ultra low-switching energy and architecture of multi-channel single-ended SAR ADC which employs only one comparator. In addition, the proposed ADC has the same amount of equivalent capacitance at two comparator inputs, which minimizes the kickback noise. Compared with conventional SAR ADC, this work reduces the total capacitance and switching energy by 84.8% and 91.3%, respectively.

8 Antenna Polar Switching Up-Down Relay Networks

  • Li, Jun;Lee, Moon-Ho;Yan, Yier;Peng, Bu Shi;Hwang, Gun-Joon
    • Journal of electromagnetic engineering and science
    • /
    • 제11권4호
    • /
    • pp.239-249
    • /
    • 2011
  • In this paper, we propose a reliable $8{\times}8$ up-down switching polar relay code based on 3GPP LTE standard, motivated by 3GPP LTE down link, which is 30 bps/Hz for $8{\times}8$ MIMO antennas, and by Arikan's channel polarization for the frequency selective fading (FSF) channels with the generator matrix $Q_8$. In this scheme, a polar encoder and OFDM modulator are implemented sequentially at both the source node and relay nodes, the time reversion and complex conjugation operations are separately implemented at each relay node, and the successive interference cancellation (SIC) decoder, together with the cyclic prefix (CP) removal, is performed at the destination node. Use of the scheme shows that decoding at the relay without any delay is not required, which results in a lower complexity. The numerical result shows that the system coded by polar codes has better performance than currently used designs.

새로운 기준 전압 인가 방법을 사용하는 8b 200MHz 시간 공유 서브레인징 ADC (An 8b 200MHz Time-Interleaved Subranging ADC With a New Reference Voltage Switching Scheme)

  • 문정웅;양희석;이승훈
    • 전자공학회논문지SC
    • /
    • 제39권4호
    • /
    • pp.25-35
    • /
    • 2002
  • 본 논문에서는 단일 폴리 공정을 기반으로 하여 8b 해상도로 200MHz의 고속 동작을 하기 위해 최적화된 시간 공유 서브레인징 ADC(Analog-to-Digital Converter)를 제안한다. 제안하는 ADC는 높은 정확도를 요구하는 하위 ADC에 이중 채널 구조를 적용하여 높은 샘플링 주파수를 보장하였고, 새로운 기준 전압 인가 방식을 적용하여 기준 전압의 빠른 정착 시간을 얻으면서 동시에 칩 면적을 크게 감소시켰다. 기준 전압을 생성하는 저항열에서는 선형성 및 속도 향상을 위해 기존의 인터메쉬드 구조를 보완한 새로운 저항열을 사용하였다. 8 비트 수준의 정밀도에서 면적 및 전력 소모를 최소화하기 위해 공통 드레인(common- drain) 증폭기 구조를 사용하여 샘플-앤-홀드 증폭기(Sample-and-Hold Amplifier:SHA)를 설계하였으며, 입력단에 스위치와 캐패시터로 구성된 동적 공통 모드 궤환 회로(Dynamic Common Mode Feedback Circuit)를 사용하여 SHA의 동적 동작 범위(dynamic range)를 증가시켰다. 동시에 상위 ADC와 하위 ADC간의 신호 처리를 단순화시키기 위해 상위 ADC에 새로운 인코딩 회로를 제안하였다.