[KSCI] Korea Science Citation Index Service

http://dx.doi.org/10.5573/JSTS.2015.15.5.504

A Single-Ended ADC with Split Dual-Capacitive-Array for Multi-Channel Systems

Cho, Seong-Jin (School of Electrical and Electronics Eng., Chung-Ang University)
Kim, Ju Eon (School of Electrical and Electronics Eng., Chung-Ang University)
Shin, Dong Ho (School of Electrical and Electronics Eng., Chung-Ang University)
Yoon, Dong-Hyun (School of Electrical and Electronics Eng., Chung-Ang University)
Jung, Dong-Kyu (School of Electrical and Electronics Eng., Chung-Ang University)
Jeon, Hong Tae (School of Electrical and Electronics Eng., Chung-Ang University)
Lee, Seok (Korea Institute of Science and Technology (KIST))
Baek, Kwang-Hyun (School of Electrical and Electronics Eng., Chung-Ang University)

Publication Information

JSTS:Journal of Semiconductor Technology and Science / v.15, no.5, 2015 , pp. 504-510 More about this Journal

Abstract

This paper presents a power and area efficient SAR ADC for multi-channel near threshold-voltage (NTV) applications such as neural recording systems. This work proposes a split dual-capacitive-array (S-DCA) structure with shifted input range for ultra low-switching energy and architecture of multi-channel single-ended SAR ADC which employs only one comparator. In addition, the proposed ADC has the same amount of equivalent capacitance at two comparator inputs, which minimizes the kickback noise. Compared with conventional SAR ADC, this work reduces the total capacitance and switching energy by 84.8% and 91.3%, respectively.

Keywords

Multi channel; Near threshold-voltage (NTV); Analog-to-digital converter (ADC); Digital-to-analog converter (DAC); Successive approximation register (SAR); Split dual-capacitive-array (S-DCA);

Citations & Related Records

Reference

1	Zou, X., Liew, W.-S., Yao, L., Lian Y., "A 1V 22uW 32-Channel Implantable EEG Recording IC," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 126-127, Feb., 2010.
2	D. Han, Y. Zheng, R. Rajkumar, G. Dawe, M. Je, "A 0.45V 100-Channel Neural-Recording IC with Sub- ${\mu}$ W/Channel Consumption in 0.18 ${\mu}$ m CMOS," Solid-State Circuits Conference, 2013. ISSCC 2013. Digest of Technical Papers. IEEE International,, pp. 290-291, Feb., 2013.
3	W. S. Liew, X. Zou and Y. Lian, "A 0.5-V 1.13-uW/Channel Neural Recording Interface with Digital Multiplexing Scheme," in Proc. ESSCIRC 2011, pp. 219-222, Sep., 2011.
4	Tai, H., Hu, Y., Chen, H., and Chen, H. "A 0.85 fJ/conversion-step 10b 200 kS/s subranging SAR ADC in 40 nm CMOS," IEEE ISSCC Dig. Tech. Pap., San Francisco, CA, USA, pp. 196-197, Feb., 2014.
5	Liew, W.-S., Zou, X., Yao, L., and Lian Y., "A 1-V 60 ${\mu}$ W 16-Channel Interface Chip for Implantable Neural Recording," IEEE Custom Integrated Circuits Conf., San Jose, CA, USA, pp. 507-510, Sep., 2009.
6	Hariprasath, V., Guerber, J., Lee, S.-H., and Moon, U.-K. "Merged capacitor switching based SAR ADC with highest switching energy efficiency," Electron. Lett., vol.46, no.9, pp.620-621, Apr., 2010. DOI ScienceOn
7	Hu, W., Liu, Y.T., Nguyen, T., Lie, D.Y.C., Ginsburg, B.P. "An 8-Bit Single-Ended Ultra-Low-Power SAR ADC With a Novel DAC Switching Method and a Counter-Based Digital Control Circuitry," Circuits and Systems I, IEEE Trans. on, vol.60, no.7, pp. 1726-1739, July, 2013. DOI ScienceOn
8	Yip, M., Chandrakasan, A.P. "A Resolution-Reconfigurable 5-to-10-Bit 0.4-to-1V Power Scalable SAR ADC for Sensor Applications," IEEE J. Solid State Circuits, vol.48, no.6, pp.1453-1464, June, 2013. DOI ScienceOn