• Proceedings of the KIEE Conference
• /
• 2011.07a
• /
• pp.1477-1478
• /
• 2011

Solution processed zinc tin oxide (ZTO) thin films were studied using a spin coating for the fabrication of thin film transistors and simple circuits. The solution processed thin film transistors (W/L = 100/10 ${\mu}m$) have the average saturation mobility of 1.9 $cm^2$/Vs, threshold voltage of 20 V, and subthreshold slope of 0.5 V/decade. The dc characteristics of an inverter with $W_{load}=100\;{\mu}m$ and $W_{drive}=10\;{\mu}m$, measured under votage supply of $V_{DD}$ = +50 V. The inverter beta ratio is 20 ($R=(W_{drived}/L_{drive})/(W_{load}/L_{load})=20$) and $gain_{max}$ is 2. The characteristics of an oscillator were measured under voltage supply of $V_{DD}$ = +60 V.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2007.08b
• /
• pp.1771-1773
• /
• 2007

Surface modification of the gate dielectric has a strong influence on the performance of printed transistors. The surface modification occurs between the gate dielectric and semiconductor. The printed transistor with evaporated vanadium pentoxide ($V_2O_5$) modification exhibits a mobility of $0.2cm^2\;V^{-1}\;s{-1}$ and a subthreshold slope of 1.47 V/decade.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.2
• /
• pp.53-63
• /
• 1993

Device degradations by the Fowler-Nordheim tunneling have been studide. The changes of device characteristics such as the threshold voltage, subthreshold slope, I-.or. curves have been measured after bidirectionally stressing n-channel MOSFET's and p-channel MOSFET's. Also the interface states have been directly measured by the charge pumping methodIt is shown that the change of interface states is determined by the number of hole carriers tunneling the gate oxide and electrons which are trapped in the gate oxide. Also, in this paper, we propose a model for device lifetime limited by the increase of interface states.

• Journal of the Korean Institute of Telematics and Electronics A
• /
• v.30A no.8
• /
• pp.72-80
• /
• 1993

We fabricated 0.3um gate length inverse-T gate MOS(ITMOS) and conventional lightly doped drain oxide spacer MOS(LDDMOS), and studied electrical characteristics for comparison. Threshold voltage of 0.3um gate length device was 0.58 V for ITMOS and 0.6V for LDDMOS. Measured subthreshold characteristics showed a slope of 85mV/decades for both ITLDD and LDDMOS. Maximum transconductance at V S1ds T=V S1gs T=3.3V was 180mS/mm for ITMOS and 163mS/mm for LDDMOS respectively. GIDL current was observed to be 0.1pA/um for ITOMS and 0.8pA/um for LDDMOS. Substrate current of ITMOS as a function of drain current was found to be reduced by a foactor of 2.5 compared with that of LDDMOS.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.17 no.1
• /
• pp.156-161
• /
• 2017

This work presents a novel structure for junction-less tunneling field effect transistor (JL-TFET) with a floating gate over the source region. Introduction of floating gate instead of fixed metal gate removes the limitation of fabrication process suitability. The proposed device is based on a heavily n-type-doped Si-channel junction-less field effect transistor (JLFET). A floating gate over source region and a control-gate with optimized metal work-function over channel region is used to make device work like a tunnel field effect transistor (TFET). The proposed device has exhibited excellent ID-VGS characteristics, ION/IOFF ratio, a point subthreshold slope (SS), and average SS for optimized device parameters. Electron charge stored in floating gate, isolation oxide layer and body doping concentration are optimized. The proposed JL-TFET can be a promising candidate for switching performances.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2008.10a
• /
• pp.243-246
• /
• 2008

Roll-printed organic thin-film transistors (OTFTs) were fabricated by gravure or flexography printing using patterned PDMS stamp with various channel lengths, silver pastes, coated polyvinylphenol dielectric, and jetted bis(triisopropyl-silylethynyl) pentacene semiconductor on plastic substrates. The roll-printed OTFT parameters were obtained: fieldeffect mobility of $0.1\;cm^2/Vs$, an on/off current ratio of $10^4$ and a subthreshold slope of 2.53 V/decade.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2006.08a
• /
• pp.190-193
• /
• 2006

we implemented pentacene TFTs able to operate at low voltage less than 2V by using ultrathin Al2O3 layer as a gate insulator. The OTFTs exhibited a mobility of $0.27{\pm}0.05\;cm^2/Vs$, an outstanding subthreshold slope of $0.109{\pm}0.027$, and an on/off current ratio of $2.87{\pm}1.07{\times}10^4$. OTFT operated at low voltage, producing 3.5uA at $V_GS$= 2V and $V_DS$= 1.5V.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2005.07b
• /
• pp.1119-1122
• /
• 2005

A selective deposition of Co thin films for thin film transistor gate electrode has been carried out by the growth with combination of micro-contact printing and metal organic chemical vapor deposition (MOCVD). This results in the elimination of optical lithography process. MOCVD has been employed to selectively deposit Co films on preformed OTS gate pattern by using micro-contact printing (${\mu}CP$). A hydrogenated amorphous silicon TFT with a Co gate selectively formed on SAMs patterned structure exhibited a subthreshold slope of 0.88V/dec, and mobility of $0.35cm^2/V-s$, on/off current ratio of $10^6$, and a threshold voltage of 2.5V, and thus demonstrating the successful application of the novel bottom-up approach into the fabrication of a-Si:H TFTs.

• Journal of the Korean Institute of Electrical and Electronic Material Engineers
• /
• v.30 no.7
• /
• pp.413-416
• /
• 2017

We investigated solution-processed indium-yttrium-oxide (IYO) TFTs using apoly (methyl methacrylate) (PMMA) passivation layer. The IYO semiconductor solution was prepared with 0.1 M indium nitrate hydrate and 0.1 M yttrium acetate dehydrate as precursor solutions. The solution-processed IYO TFTs showed good performance: field-effect mobility of $13.13cm^2/Vs$, a threshold voltage of 8.2 V, a subthreshold slope of 0.93 V/dec, and a current on-to-off ratio of $7.2{\times}10^6$. Moreover, the PMMA passivation layers used to protectthe IYO active layer of the TFTs, did so without deteriorating their performance under ambient conditions; their operational stability and electrical properties also improved by decreasing leakage current.

• Proceedings of the IEEK Conference
• /
• 2003.07b
• /
• pp.707-710
• /
• 2003

10nm 이하의 두께를 갖는 얇은 SOI 층 위에서 우수한 동작 특성을 보이는 Fully-Depleted SOI nMOSFET 을 제작하였다. 게이트의 길이가 큰 경우에는 SOI 층이 얇지 않아도 좋은 특성을 보이지만, 게이트 길이가 100nm 이하에서는 Short Channel Effect 에 의한 특성 열화 때문에 SOI thin body 의 두께가 게이트 길이에 따라 같이 얇아져야 한다. [1] 100nm 게이트 길이 SOI-NMOSFET에서 10nm 이하 body 두께에 따라 Vth는 조금 상승했고, Subthreshold slope은 조금 개선되는 특성을 보였다. 또한, 45nm 게이트 길이와 3nm 로 추정되는 body 두께를 갖는 nMOSFET 에서 우수한 I-V 동작 특성을 얻었다.