1 |
T. Skotnicki, et al, "The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance," Circuits and Devices, IEEE Magazine of, Vol.21, No.1, pp.16-26, Feb.,2005.
DOI
|
2 |
R. R. Troutman, "VLSI limitations from draininduced barrier lowering," Solid-State Circuits, IEEE Journal of, Vol.14, NO.2, pp.383-391, Apr., 1979.
DOI
|
3 |
G. V. William, et al, "Figure of merit for and identification of sub-60 mV/decade devices," Applied Physics Lett., Vol.102, No.1, pp.013510(1-4), Jan., 2013
DOI
|
4 |
L. Chang, et al, "Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs," Electron Devices, IEEE Transactions on, Vol.49, No.12, pp.2288-2295, Dec., 2002.
DOI
|
5 |
K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with High- gate dielectric," Electron Devices, IEEE Transactions on, Vol.54, No.7, pp.1725-1733, Jun., 2007.
DOI
|
6 |
J-P Colinge, et al, "Nanowire transistors without junctions," Nat. Nanotechnology, Vol.5, pp.225-229, Mar., 2010.
DOI
|
7 |
J-P Colinge, "Multi-gate SOI MOSFETs," Microelectronic Engineering, Journal of, Vol.84, No.9-10, pp.2071-2076, Oct., 2007.
DOI
|
8 |
B. Ghosh and M. W. Akram, "Junctionless Tunnel Field Effect Transistor," Electron Device, IEEE Letters on, Vol.34, No.5, pp.584-586, May., 2013.
DOI
|
9 |
Y-C Yeo, "Metal gate technology for nanoscale transistors-material selection and process integration issues," Thin Solid Films, Journal of, Vol.462-463, pp.34-41, Sep., 2004.
DOI
|
10 |
W. P. Maszara, "Fully Silicided Metal Gates for High-Performance CMOS Technology: A Review," The Electrochemical Society, Journal of, Vol.152, No.7, pp,G550-G555, Jun., 2005.
DOI
|
11 |
K-H Park, et al, "Novel Double-Gate 1T-DRAM Cell Using Nonvolatile Memory Functionality for High-Performance and Highly Scalable Embedded DRAMs," Electron Devices, IEEE Transactions on, Vol.57, NO.3, pp.614-619, Mar., 2010.
DOI
|
12 |
J. Robertson, "High dielectric constant oxides," Applied Physics, European Journal of, Vol.28, pp.265-291, Dec., 2004.
DOI
|
13 |
S. C. Jain and D. J. Roulston, "A Simple Expression for Band Gap Narrowing (BGN) in Heavily Doped Si, Ge, GaAs and GexSii-x Strained layers," Solid-State Electronics, Joournal of, Vol.34, No.5, pp.453-465, May., 1991.
DOI
|
14 |
Y. Khatami and K. Banerjee, "Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits," Electron Devices, IEEE Transactions on, Vol.56, No.11, pp.2753-2761, Nov., 2009.
|