• 제목/요약/키워드: Stack package

검색결과 25건 처리시간 0.04초

Board Level Reliability Evaluation for Package on Package

  • 황태경
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2007년도 SMT/PCB 기술세미나
    • /
    • pp.37-47
    • /
    • 2007
  • Factor : Structure Metal pad & SMO size Board level TC test : - Large SMO size better Board level Drop test : - Large SMO size better Factor : Structure Substrate thickness Board level TC test : - Thick substrate better Board level Drop test : - Substrate thickness is not a significant factor for drop test Factor : Material Solder alloy Board level TC test : - Not so big differences over Pb-free solder and NiAu, OSP finish Board level Drop test : - Ni/Au+SAC105, CuOSP+LF35 are better Factor : Material Pad finish Board level TC test : - NiAu/NiAu is best Board livel Drop test : - CuOSP is best Factor : Material Underfill Board level TC test - Several underfills (reworkable) are passed TCG x500 cycles Board level Drop test : - Underfill lots have better performance than non-underfill lots Factor : Process Multiple reflow Board level TC test : - Multiple reflow is not a significant actor for TC test Board level Drop test : N/A Factor : Process Peak temp Board level TC test : - Higher peak temperature is worse than STD Board level Drop test : N/A Factor : Process Stack method Board level TC test : - No big difference between pre-stack and SMT stack Board level Drop test : - Flux dipping is better than paste dipping but failure rate is more faster

  • PDF

칩 스택 패키지에 적용을 위한 Rotating Disc Electrode의 회전속도에 따른 Cu Via Filling 특성 분석 (Cu Via-Filling Characteristics with Rotating-Speed Variation of the Rotating Disc Electrode for Chip-stack-package Applications)

  • 이광용;오태성
    • 마이크로전자및패키징학회지
    • /
    • 제14권3호
    • /
    • pp.65-71
    • /
    • 2007
  • 칩 스택 패키지에 적용을 위해 폭 $75{\sim}10\;{\mu}m$, 길이 3mm의 트랜치 비아에 대해 도금전류밀도 및 rotating disc electrode(RDE)의 회전속도에 따른 Cu filling 특성을 분석하였다. RDE 속도가 증가함에 따라 트랜치 비아의 Cu filling 특성이 향상되었다. 트랜치 비아의 반폭 길이, 즉 트랜치 비아 폭의 1/2 길이와 이 트랜치 비아에 대해 95% 이상의 Cu filling 비를 얻기 위한 RDE 최소속도 사이에는 Nernst 관계식이 성립하여, 95%이상의 Cu filling비를 얻을 수 있는 최소 트랜치 비아의 반폭 길이는 RDE 속도의 제곱근의 역수에 직선적으로 비례하였다.

  • PDF

PID and Adaptive Controllers for a Transportation Mobile Robot with Fork-Type Lifter

  • Nguyen, Van Vui;Tran, Huu Luat;Kim, Yong-Tae
    • International Journal of Fuzzy Logic and Intelligent Systems
    • /
    • 제16권3호
    • /
    • pp.216-223
    • /
    • 2016
  • This paper proposes a new controller design method for a fork-type lifter (FTL) of a transportation mobile robot. The transportation robot needs to pick up a package from a stack on a storage shelf and move on by a planned path in a logistics center environment. The position of the storage shelf is recognized by reading a QR code on the floor, and using this position, the robot can move to reach the storage shelf and pick up the package. PID controllers and an adaptive controller are designed to control the velocity of two wheels and the position of the FTL. An adaptive controller for the lifter is designed to elevate up and down on a slideway to the correct height position of the package on the stack of the storage shelf. The simulation results show that the PID controllers can respond smoothly to the desired angular velocity and the adaptive controller can adapt quickly and correctly to the desired height.

Advances in Package-on-Package Technology for Logic + Memory Integration

  • Scanlan Christopher
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2005년도 ISMP
    • /
    • pp.111-129
    • /
    • 2005
  • Pop provides OEMs and EMS with a platform to cost effectively expand options for logic + memory 3D integration - Expands device options by simplifying business logistics of stacking - Integration controlled at the system level to best match stacked combinations with system requirements - Eliminates margin stacking and expands technology reuse - Helps manage the huge cost impacts associated with increasing demand for multi media processing and memory. PoP is well timed to enable and leverage: - Mass customization of systems for different use (form, fit and function) requirements o Bband and apps processor + memory stack platforms - Logic transition to flip chip enables PoP size reduction o Area and height reduction. Industry standardization is progressing. Amkor provides full turn-key support for base package, memory package and full system integration.

  • PDF

와이어 본더에서의 초저 루프 기술 (The Low Height Looping Technology for Multi-chip Package in Wire Bonder)

  • 곽병길;박영민;국성준
    • 반도체디스플레이기술학회지
    • /
    • 제6권1호
    • /
    • pp.17-22
    • /
    • 2007
  • Recent new packages such as MCP(Multi-Chip Package), QDP(Quadratic Die Package) and DDP(Dual Die Package) have stack type configuration. This kind of multi-layer package is thicker than single layer package. So there is need for the low height looping technology in wirebonder to make these packages thinner. There is stiff zone above ball in wirebonder wire which is called HAZ(Heat Affect Zone). When making low height loop (below $80\;{\mu}m$) with traditional forward loop, stiff wire in HAZ(Heat Affected Zone) above ball is bended and weakened. So the traditional forward looping method cannot be applied to low height loop. SSB(stand-off stitch) wire bonding method was applied to many packages which require very low loops. The drawback of SSB method is making frequent errors at making ball, neck damage above ball on lead and the weakness of ball bonding on lead. The alternative looping method is BNL(ball neckless) looping technology which is already applied to some package(DDP, QDP). The advantage of this method is faster in bonding process and making little errors in wire bonding compared with SSB method. This paper presents the result of BNL looping technology applied in assembly house and several issues related to low loop height consistence and BNL zone weakness.

  • PDF

다변수 최적화 기법을 이용한 자동차용 고분자전해질형 연료전지 시스템 모델링에 관한 연구 (A Study of Modeling PEM Fuel Cell System Using Multi-Variable Optimization Technique for Automotive Applications)

  • 김한상;민경덕;전순일;김수환;임태원;박진호
    • 한국신재생에너지학회:학술대회논문집
    • /
    • 한국신재생에너지학회 2005년도 제17회 워크샵 및 추계학술대회
    • /
    • pp.541-544
    • /
    • 2005
  • This study presents the integrated modeling approach to simulate the proton exchange membrane (PEM) fuel cell system for vehicle application. The fuel cell system consisting of stack and balance of plant (BOP) was simulated with MATLAB/Simulink environment to estimate the maximum system power and investigate the effect of BOP component sizing on system performance and efficiency. The PEM fuel cell stack model was established by using a semi-empirical modeling. To maximize the net efficiency of fuel cel1 system, multi-variable optimization code was adopted. Using this method the optimized operating values were obtained according to various system net power levels. The fuel cell model established was co-linked to AVL CRUISE, a vehicle simulation package. Through the vehicle simulation software, the fuel economy of fuel cell powered electric vehicle for two types of driving cycles was presented and compared. It is expected that this study tan be effectively employed in the basic BOP component sizing and in establishing system operation map with respect to net power level of fuel cell system.

  • PDF

다변수 최적화 기법을 이용한 자동차용 고분자 전해질형 연료전지 시스템 모델링에 관한 연구 (A Study of Modeling PEM Fuel Cell System Using Multi-Variable Optimization Technique for Automotive Applications)

  • 김한상;민경덕;전순일;김수환;임태원;박진호
    • 신재생에너지
    • /
    • 제1권4호
    • /
    • pp.43-48
    • /
    • 2005
  • This study presents the integrated modeling approach to simulate the proton exchange membrane [PEM] fuel cell system for vehicle application. The fuel cell system consisting of stack and balance of plant (BOP) was simulated with MATLAB/Simulink environment to estimate the maximum system power and investigate the effect of BOP component sizing on system performance and efficiency. The PEM fuel cell stack model was established by using a semi-empirical modeling. To maximize the net efficiency of fuel cell system, multi-variable optimization code was adopted. Using this method, the optimized operating values were obtained according to various system net power levels. The fuel cell model established was co-linked to AVL CRUISE, a vehicle simulation package. Through the vehicle simulation software, the fuel economy of fuel cell powered electric vehicle for two types of driving cycles was presented and compared. It is expected that this study can be effectively employed in the basic BOP component sizing and in establishing system operation map with respect to net power level of fuel cell system.

  • PDF

$75{\mu}m$ Cu via가 형성된 3D 스택 패키지용 interconnection 공정 및 접합부의 전기적 특성 (Interconnection Process and Electrical Properties of the Interconnection Joints for 3D Stack Package with $75{\mu}m$ Cu Via)

  • 이광용;오택수;원혜진;이재호;오태성
    • 마이크로전자및패키징학회지
    • /
    • 제12권2호
    • /
    • pp.111-119
    • /
    • 2005
  • 직경 $75{\mu}m$ 높이 $90{\mu}m$$150{\mu}m$ 피치의 Cu via를 통한 삼차원 배선구조를 갖는 스택 시편을 deep RIE를 이용한 via hole 형성공정 , 펄스-역펄스 전기도금법에 의한 Cu via filling 공정, CMP를 이용한 Si thinning 공정, photholithography, 금속박막 스퍼터링, 전기도금법에 의한 Cu/Sn 범프 형성공정 및 플립칩 공정을 이용하여 제작하였다. Cu via를 갖는 daisy chain 시편에서 측정한 접속범프 개수에 따른 daisy chain의 저항 그래프의 기울기로부터 Cu/Sn 범프 접속저항과 Cu via 저항을 구하는 것이 가능하였다. $270^{\circ}C$에서 2분간 유지하여 플립칩 본딩시 $100{\times}100{\mu}m$크기의 Cu/Sn 범프 접속저항은 6.7 m$\Omega$이었으며, 직경 $75 {\mu}m$, 높이 $90{\mu}m$인 Cu via의 저항은 2.3m$\Omega$이었다.

  • PDF

IC Interposer Technology Trends

  • Min, Byoung-Youl
    • 한국마이크로전자및패키징학회:학술대회논문집
    • /
    • 한국마이크로전자및패키징학회 2003년도 International Symposium
    • /
    • pp.3-17
    • /
    • 2003
  • .Package Trend -> Memory : Lighter, Thinner, Smaller & High Density => SiP, 3D Stack -> MPU : High Pin Counts & Multi-functional => FCBGA .Interposer Trend -> Via - Unfilled Via => Filled Via - Staggered Via => Stacked Via -> Emergence of All-layer Build-up Processes -> Interposer Material Requirement => Low CTE, Low $D_{k}$, Low $D_{f}$, Halogen-free .New Technology Concept -> Embedded Passives, Imprint, MLTS, BBUL etc.

  • PDF