

Board Level Reliability Evaluation for Package on Package


황 태 경 책임연구원
(엠코테크놀로지코리아)

Board Level Reliability Evaluation on PoP


Enabling a
Microelectronic
World®

Tae-Kyung Hwang and Ji-Young Chung


**Amkor Technology Korea, Inc.
ST H&Q RnD APD2**



Advanced Package Growth Forecast




Market Growth in Stacking



Source : Prismark

Package on Package (PoP) Introduction




- **Amkor recognized as industry leader in PoP technology**
 - 2 industry awards in 2005
- **PoP technology and infrastructure has been in development at Amkor > four years and production > nine quarters.**
 - PSetCSP was initial work for package stacking applications
 - Joint papers w/ major OEM at 2002 & 2003 ECTC
 - PSvfBGA was developed from 2003, released to production in Q4, 2004
 - 5+ designs in production, 10+ designs under development or qual
 - Many papers/articles in 2005 and 2006
- **Committed to Standardization work for broad industry benefit**
- **PoP applications include:**
 - Mobile phones (base band or applications processor + combo memory)
 - Digital cameras (image processor + memory)
 - Portable gaming (graphics processor + memory)

Package Stacking



- Higher final test yield because each package in stack is tested before final assembly.
- Easier to integrate die from multiple suppliers.
- OEM controls supply chain
 - Stacking during board mount
 - Can dual source memory
 - Easily change memory density
- Ideal for logic plus memory integration.



Stacked Die vs. PoP – Trade offs



Stacked Die	PoP
<p>Prospects</p> <ul style="list-style-type: none"> • IDM ownership • Smaller body size and lower package profile (typ: 1mm / side and 0.2m height) • Standard SMT assembly • Broad infrastructure 	<p>Prospects</p> <ul style="list-style-type: none"> • OEM Ownership • Flexible sourcing: (separate logic vs. memory sources, broader memory combo options, facilitate memory capacity increases late in platform schedule) • Tested at individual package level for Known Good Device
<p>Concerns</p> <ul style="list-style-type: none"> • KGD required for high product yield • Single-sourced product for logic + memory (limited combinations available) • New development needed to change a device or handle die shrink • Sourcing, compound yield and multi test: <ul style="list-style-type: none"> - Can lead to higher total cost 	<p>Concerns</p> <ul style="list-style-type: none"> • Slightly larger / thicker Package stack • Status of emerging JEDEC standards • Coordinate design for bottom and top packages <ul style="list-style-type: none"> - Electrical and BLR validation • Infrastructure for package stacking

Reliability Issues on PoP



- **Structural effects on BLR**
 - Die size
 - Pad & solder mask size
 - Solder ball size & height
 - Substrate thickness
- **Material effects on BLR**
 - Solder alloy
 - Pad finish
 - Underfill material
 - Other BOM
- **Process effects on BLR**
 - Stacking process
 - Reflow temperature
- **Test type**
 - Temperature cycling test
 - Drop test




Package on Package
(PSvBGA + stacked CSP)


Board Level Temperature Cycling Test



- **Test condition (JEDEC JESD22-A104)**
 - -40 ~ 125°C, 1cycle/hr
 - Slow ramp rate, 18min ramp, and 12min dwell
 - Continuous in-situ electrical monitoring



Temperature profile that was used
for testing 5 point measurement




Temperature measuring
points in chamber

Board Level Temperature Cycling Test




Material effects : solder alloy



$\beta_1=12.66, \eta_1=1269.27, \rho=0.95$
 $\beta_2=8.06, \eta_2=1341.89, \rho=0.94$

For NiAu / OSP pad finish,
SAC305 ~ LF35


- Top package
 - 14 x 14mm, 152 I/O, 0.65mm pitch
 - SAC405 solder alloy
 - NiAu pad finish
- Bottom package
 - 14 x 14mm, 353 I/O, 0.5mm pitch
 - NiAu / CuOSP pad finish



Board Level Temperature Cycling Test




Material effects : metal pad finish



$\beta_1=9.64, \eta_1=2860.25, \rho=0.99$ $\beta_3=12.03, \eta_3=1445.49, \rho=0.93$
 $\beta_2=8.06, \eta_2=1341.89, \rho=0.94$ $\beta_4=8.14, \eta_4=1241.15, \rho=0.96$

For SAC305,
NiAu / NiAu >> OSP / OSP > NiAu / OSP,
OSP(+SOP) / OSP

- Top package
 - 14 x 14mm, 152 I/O, 0.65mm pitch
 - SAC405 solder alloy
 - NiAu pad finish
- Bottom package
 - 14 x 14mm, 353 I/O, 0.5mm pitch
 - SAC305 solder alloy




Board Level Temperature Cycling Test



Material effects : 2nd level underfill material

- Top package
 - 14 x 14mm, 152 I/O, 0.65mm pitch
 - SAC305 solder alloy
 - NiAu pad finish
- Bottom package
 - 14 x 14mm, 353 I/O, 0.5mm pitch
 - NiAu / NiAu pad finish
 - SAC305 solder alloy



vfbGA


stacked CSP

Underfill name	No underfill	Underfill A	Underfill B	Underfill C	Underfill D	Underfill E	Underfill F	Underfill G
Type		Full	Full	Full	Full	Full	Full	Full
Dispensing pattern		Full	Full	Full	Full	Full	Full	Full
Viscosity (poise)		40	20	100	20	220	2500cps	
Filler size (ave/max) [um]		0	0	5/24	2/10	2/10		
Filler content		0%	0%	70%	65%	50%	0%	0%
Tg (D61A) (°C)				140	162	90	119	
Tg (TMA) (°C)		66.97	62.86	113.05	50.29	60.14	89	94.36
CTE (α1) (ppm/°C)		61.5	69.4	19.9	51.9	42.8	58	59
CTE (α2) (ppm/°C)		129	195	83	181	125	193	195
F. strength (MPa)		N/A	89.8	150	108	-	-	-
F. modulus @25°C (GPa)		3.25	2.68	8.39	1.7	1.57	3.21	2.35
F. modulus @25°C (MPa)		3.06	1.92	8	1.63	1.51	2.9	2.02
F. modulus @125°C (MPa)		16.4	13.3	5098	1.45	1.82	18.6	27.6
F. modulus @220°C (MPa)		14.2	18.1	5.11	2.71	2.95	21.5	17.4
F. modulus @245°C (MPa)		15.7	20.9	508	3.62	3.79	27.6	27.6
F. modulus @260°C (MPa)		19.2	22.5	504	4.33	4.51	35.1	36

Board Level Temperature Cycling Test



Material effects : 2nd level underfill material



$\beta_1=10.410, \eta_1=2882.4, \rho=0.942$ $\beta_4=4.754, \eta_4=560.0, \rho=0.813$
 $\beta_2=3.584, \eta_2=1481.8, \rho=0.942$ $\beta_5=5.017, \eta_5=1209.8, \rho=0.920$
 $\beta_3=5.669, \eta_3=426.5, \rho=0.987$ $\beta_6=3.773, \eta_6=597.5, \rho=0.981$

As of TC -40~125°C x500 cycle

Leg NBR	UF Name	Dispensing Pattern	Filler Content	Results	Remarks	1st Failure
1	No underfill	N/A	N/A	PASS	1 failure from SMT error	182 *
2	Underfill A	Full	None	PASS	No failure	
3	Underfill B	Full	None	FAIL	4 of 30 failures in BO net 24 of 30 failures in TC net 30 of 30 failures in TM net	202
4	Underfill C	Full	70%	PASS	No failure	
5	Underfill D	Full	65%	PASS	1 of 30 failure in TM net	402 *
6	Underfill E	Full	50%	FAIL	19 of 30 failures in TM net	329
7	Underfill F	Full	None	PASS	No failure	
8	Underfill G	Full	None	FAIL	1 of 30 failure in BO net 1 of 30 failure in TC net 12 of 30 failure in TM net	270

As of x2500 cycles.


Leg NBR	UF Name	NBR of failure	1st Failure	Mean life	Char. life (η)	Slope (β)
1	No underfill	6/27	1968	2746.8	282.4	10.410
2	Underfill A	27/30	555	1335.0	1481.8	3.584
3	Underfill B	30/30	202	394.4	426.5	5.669
4	Underfill C	0/30	N/A	N/A	N/A	N/A
5	Underfill D	4/30	1791	N/A	N/A	N/A
6	Underfill E	30/30	329	512.7	560.0	4.754
7	Underfill F	30/30	681	1111.0	1209.8	5.017
8	Underfill G	30/30	270	539.8	597.5	3.773

Board Level Drop Test



- **Test condition (JEDEC JESD22-B111)**

- 1500 Gs, 0.5msec duration, half sine pulse
- 200~400 drops were conducted
- The electrical resistance of each net was measured in-situ during each drop
- Rebound is not allowed




Drop pulse shape for JEDEC drop condition

Board Level Drop Test




- **Material effects : solder alloy & metal pad finish**



$\beta_1=3.78, \eta_1=286.21, \rho=0.96$ $\beta_3=4.13, \eta_3=279.59, \rho=0.97$
 $\beta_2=4.71, \eta_2=319.77, \rho=0.95$ $\beta_4=3.81, \eta_4=296.11, \rho=0.95$

NiAu + SAC105 is best,
For NiAu pad finish, SAC105 > SAC305
For CuOSP pad finish, LF35 > SAC305

- **Top package**
 - 12 x 12mm, 128 I/O, 0.65mm pitch
- **Bottom package**
 - 12 x 12mm, 305 I/O, 0.5mm pitch
 - LF35 solder alloy
 - NiAu / CuOSP pad finish



Board Level Drop Test




- Material effects : 2nd level underfill material

- Top package
 - 14 x 14mm, 152 I/O, 0.65mm pitch
 - SAC305 solder alloy
 - NiAu pad finish
- Bottom package
 - 14 x 14mm, 353 I/O, 0.5mm pitch
 - NiAu / NiAu pad finish
 - SAC305 solder alloy



vFBGA



stacked CSP

Underfill name	No underfill	Underfill A	Underfill C	Underfill D	Underfill F
Type		Full	Full	Full	Full
Dispensing pattern		Full	Full	Full	Full
Viscosity (poise)		40	100	20	2500cps
Filler size (ave/max) (um)		0	5/24	2/10	
Filler content		0%	70%	65%	0%
Tg (DMA) (°C)			140	162	119
Tg (TMA) (°C)		65.97	113.05	50.29	69
CTE (α1) (ppm/°C)		61.5	19.9	51.9	58
CTE (α2) (ppm/°C)		129	83	161	193
F. strength (MPa)		N/A	150	108	-
F. modulus @25°C (GPa)		3.25	8.39	1.7	3.21
F. modulus @125°C (GPa)		3.08	8	1.63	2.9
F. modulus @200°C (GPa)		16.4	5098	1.45	18.6
F. modulus @245°C (GPa)		14.2	5.11	2.71	21.5
F. modulus @260°C (GPa)		15.7	508	3.52	27.6
F. modulus @260°C (GPa)		19.2	504	4.33	35.1

Board Level Drop Test



- Material effects : 2nd level underfill material

- As of 400 drops,

Leg NBR	U/F Name	Dispensing Pattern	Filler Content	Total NBR of drops	NBR of failures	Mean life	Failure modes
11	No underfill	N/A	N/A	400	24/24	137.8	Bottom PKG : PCB pad / IMC
12	Underfill A	Full	None	400	3/24		Bottom PKG : PWB trace crack
13	Underfill C	Full	70%	400	0/24		No failure
14	Underfill D	Full	65%	400	12/24	660.9*	Bottom PKG : PCB pad / IMC
15	Underfill F	Full	None	400	0/24		No failure

* Data was extrapolated from the test results

- Underfill C & F have no failure until 400 drops
- Underfill A has 3 failures until 400 drops but these failure are confirmed as test board trace crack not solder joint failure

Summary



Factor		Board level TC test	Board level Drop test
Structure	Metal pad & SMO size	- Large SMO size is better	- Large SMO size is better
	Substrate thickness	- Thick substrate is better	- Substrate thickness is not a significant factor for drop test
Material	Solder alloy	- Not so big differences over Pb-free solder and NiAu, OSP finish	- Ni/Au + SAC105, CuOSP + LF35 are better
	Pad finish	- NiAu / NiAu is best	- CuOSP is best
	Underfill	- Several underfills (reworkable) are passed TCG x500 cycles	- Underfill lots have better performance than non-underfill lots
Process	Multiple reflow	- Multiple reflow is not a significant factor for TC test	N/A
	Peak temp.	- Higher peak temperature is worse than STD	N/A
	Stack method	- No big difference between pre-stack and SMT stack	- Flux dipping is better than paste dipping but failure rate is more faster