• Transactions on Electrical and Electronic Materials
• /
• 제10권6호
• /
• pp.193-195
• /
• 2009

This paper aims to develop a low gate source voltage ($V_{gs}$) N-LDMOS element that is fully operational at a CMOS Logic Gate voltage (3.3 or 5 V) realized using the 0.35 μm BCDMOS process. The basic structure of the N-LDMOS element presented here has a Low $V_{gs}$ LDMOS structure to which the thickness of a logic gate oxide is applied. Additional modification has been carried out in order to obtain features of an improved breakdown voltage and a specific on resistance ($R_{sp}$). A N-LDMOS element can be developed with improved features of breakdown voltage and specific on resistance, which is an important criterion for power elements by means of using a proper structure and appropriate process modification. In this paper, the structure has been made to withstand the excessive electrical field on the drain side by applying the double gate oxide structure to the channel area, to improve the specific on resistance in addition to providing a sufficient breakdown voltage margin. It is shown that the resulting modified N-LDMOS structure with the feature of the specific on resistance is improved by 31%, and so it is expected that optimized power efficiencies and the size-effectiveness can be obtained.

• 전기전자학회논문지
• /
• 제17권2호
• /
• pp.129-134
• /
• 2013

For the conventional power metal-oxide semiconductor field-effect transistor (MOSFET) device structure, there exists a tradeoff relationship between specific on-resistance ($R_{ON.SP}$) and breakdown voltage ($V_{BR}$). In order to overcome the tradeoff relationship, a uniform super-junction (SJ) trench metal-oxide semiconductor field-effect transistor (TMOSFET) structure is studied and designed. The structure modeling considering doping concentrations is performed, and the distributions at breakdown voltages and the electric fields in a SJ TMOSFET are analyzed. The simulations are successfully optimized by the using of the SILVACO TCAD 2D device simulator, Atlas. In this paper, the specific on-resistance of the SJ TMOSFET is successfully obtained 0.96 $m{\Omega}{\cdot}cm^2$, which is of lesser value than the required one of 1.2 $m{\Omega}{\cdot}cm^2$ at the class of 100 V and 100 A for BLDC motor.

• ETRI Journal
• /
• 제36권5호
• /
• pp.829-834
• /
• 2014

In this paper, a lateral power metal-oxide-semiconductor field-effect transistor with ultra-low specific on-resistance is proposed to be applied to a high-voltage (up to 200 V) integrated chip. The proposed structure has two characteristics. Firstly, a high level of drift doping concentration can be kept because a tilt-implanted p-drift layer assists in the full depletion of the n-drift region. Secondly, charge imbalance is avoided by an extended trench gate, which suppresses the trench corner effect occurring in the n-drift region and helps achieve a high breakdown voltage (BV). Compared to a conventional trench gate, the simulation result shows a 37.5% decrease in $R_{on.sp}$ and a 16% improvement in BV.

• 한국전기전자재료학회논문지
• /
• 제37권2호
• /
• pp.208-214
• /
• 2024

This reports the electrical properties of single-crystal β-gallium oxide (β-Ga₂O₃) vertical Schottky barrier diodes (SBDs) with a different guard ring structure. The vertical Schottky barrier diodes (V-SBDs) were fabricated with two types guard ring structures, one is with metal deposited on the Al₂O₃ passivation layer (film guard ring: FGR) and the other is with vias formed in the Al₂O₃ passivation layer to allow the metal to contact the Ga₂O₃ surface (metal guard ring: MGR). The forward current values of FGR and MGR V-SBD are 955 mA and 666 mA at 9 V, respectively, and the specific on-resistance (R_on,sp) is 5.9 mΩ·cm² and 29 mΩ·cm². The series resistance (R_s) in the nonlinear section extracted using Cheung's formula was 6 Ω, 4.8 Ω for FGR V-SBD, 10.7 Ω, 6.7 Ω for MGR V-SBD, respectively, and the breakdown voltage was 528 V for FGR V-SBD and 358 V for MGR V-SBD. Degradation of electrical characteristics of the MGR V-SBD can be attributed to the increased reverse leakage current caused by the guard ring structure, and it is expected that the electrical performance can be improved by preventing premature leakage current when an appropriate reverse voltage is applied to the guard ring area. On the other hand, FGR V-SBD shows overall better electrical properties than MGR V-SBD because Al₂O₃ was widely deposited on the Ga₂O₃ surface, which prevent leakage current on the Ga₂O₃ surface.

• Nuclear Engineering and Technology
• /
• 제44권7호
• /
• pp.791-798
• /
• 2012

Since standardized fracture test specimens cannot be easily extracted from in-service components, several alternative fracture toughness test methods have been proposed to characterize the deformation and fracture resistance of materials. One of the more promising alternatives is the local approach employing the SP(Small Punch) testing technique. However, this process has several limitations such as a lack of anisotropic yield potential and tediousness in the damage parameter calibration process. The present paper investigates estimation of ductile fracture resistance(J-R) curve by FE(Finite Element) analyses using an anisotropic damage model and enhanced calibration procedure. In this context, specific tensile tests to quantify plastic strain ratios were carried out and SP test data were obtained from the previous research. Also, damage parameters constituting the Gurson-Tvergaard-Needleman model in conjunction with Hill's 48 yield criterion were calibrated for a typical nuclear reactor material through a genetic algorithm. Finally, the J-R curve of a standard compact tension specimen was predicted by further detailed FE analyses employing the calibrated damage parameters. It showed a lower fracture resistance of the specimen material than that based on the isotropic yield criterion. Therefore, a more realistic J-R curve of a reactor material can be obtained effectively from the proposed methodology by taking into account a reduced load-carrying capacity due to anisotropy.

• 원예과학기술지
• /
• 제31권5호
• /
• pp.626-632
• /
• 2013

무 시들음병에 대한 저항성 검정 체계를 확립하기 위하여 실험하는 과정에서 병원균인 Fusarium oxysporum f. sp. raphani가 무 유묘에 독성(phytotoxicity)을 일으키는 독소(phytotoxin)를 생산한다는 것을 발견했다. F. oxysporum f. sp. raphani KR1 균주는 여러 배지 중 malt extract broth 배지에서 배양하였을 때 그리고 $25^{\circ}C$에서 14일 동안 150rpm으로 진탕배양하였을 때 가장 많은 독소를 생산하였다. 무에 대한 독성 반응을 이용하여 F. oxysporum f. sp. raphani의 배양액으로부터 phytotoxin을 분리하였다. 그리고 Mass와 NMR Spectroscopy 분석을 통하여 이 화합물은 fusaric acid로 동정되었다. 독소의 역할을 규명하기 위하여 fusaric acid를 무, 양배추, 브로콜리 등 F. oxysporum f. sp. raphani의 기주 및 비기주 배추과 작물에 대한 독소 활성을 조사하였다. Fusaric aicd는 무 유묘에 대하여 농도 의존적으로 활성을 보였으며, F. oxysporum f. sp. raphani에 대한 감수성 품종뿐만 아니라 저항성 품종에 대해서도 유사한 정도의 독성을 나타냈다. 그리고 F. oxysporum f. sp. raphani가 생산하는 fusaric acid는 병원균의 비기주 배추과 작물인 양배추와 브로콜리에 대해서도 강한 활성을 보였다. 따라서 이들 결과는 이 독소가 병원성 관련 독소이나 비기주 특이적 독소이며, 무 시들음병 저항성 검정에서 이 독소가 제거된 포자현탁액을 접종원으로 사용해야 한다는 것을 나타낸다.

• 전기전자학회논문지
• /
• 제26권4호
• /
• pp.728-735
• /
• 2022

이번 연구에서 우리는 낮은 온 저항을 위해 p-well 영역 아래에 도입된 전류 확산층을 변화시켜 고전압 4H-SiC 전력 Diffused MOSFET(DMOSFET)에 대해 연구했다. Current Spreading Layer(CSL)의 두께(T_CSL)를 0~0.9 um, CSL의 도핑 농도(N_CSL)를 1~5×10¹⁶ cm^-3으로 변화시키면서 소자의 전기적 특성을 분석하였다. TCAD 2D-simulation을 통해 최적화되었으며 CSL이 온 저항을 낮추는 것뿐만 아니라 항복전압도 낮춤으로써 CSL의 최적화의 중요성을 확인하였다. 최적화된 구조는 59.61 mΩ·cm²의 온저항, 5 kV의 항복전압, 0.43 GW/cm²의 Baliga's Figure of Merit(BFOM)을 보여주었다.

• 전자공학회지
• /
• 제37권8호
• /
• pp.50-59
• /
• 2010

$0.18-{\mu}m$ high voltage technology 13.5V high voltage well-based symmetric EDMOS isolated by MTI was designed and fabricated. Using calibrated process and device model parameters, the characteristics of the symmetric and asymmetric EDMOS have been simulated. The asymmetric EDMOS has higher performance, better $R_{sp}$ / BVDSS figure-of-merit, short-channel immunity and smaller pitch size than the symmetric EDMOS. The asymmetric EDMOST is a good candidate for low-power and smaller source driver chips. The low voltage logic well-based EDMOS process has advantages over high voltage well-based EDMOS in process cost by eliminating the process steps of high-voltage well/drift implant, high-temperature long-time thermal steps, etc. The specific on-resistance of our well-designed logic well-based EDMOSTs is compatible with the smallest one published. TCAD simulation and measurement results show that the improved logic well-based nEDMOS has better electrical characteristics than those of the conventional one. The improved EDMOS proposed in this paper is an excellent candidate to be integrated with low voltage logic devices for high-performance low-power low-cost chips.

• 한국전기전자재료학회논문지
• /
• 제37권3호
• /
• pp.332-336
• /
• 2024

High-energy bandgap material silicon carbide (SiC) is gaining attention as a next-generation power semiconductor material, and in particular, SiC-based MOSFETs are developed as representative power semiconductors to increase the breakdown voltage (BV) of conventional planar structures. However, as the size of SJ (Super Junction) MOSFET devices decreases and the depth of pillars increases, it becomes challenging to uniformly form the doping concentration of pillars. Therefore, a structure with different doping concentrations segmented within the pillar is being researched. Using Silvaco TCAD simulation, a SJ VVD (vertical variation doping profile) MOSFET with three different doping concentrations in the pillar was studied. Simulations were conducted for the width of the pillar and the doping concentration of N-epi, revealing that as the width of the pillar increases, the depletion region widens, leading to an increase in on-specific resistance (R_on,sp) and breakdown voltage (BV). Additionally, as the doping concentration of N-epi increases, the number of carriers increases, and the depletion region narrows, resulting in a decrease in R_on,sp and BV. The optimized SJ VVD MOSFET exhibits a very high figure of merit (BFOM) of 13,400 KW/cm², indicating excellent performance characteristics and suggesting its potential as a next-generation highperformance power device suitable for practical applications.

• 한국전기전자재료학회논문지
• /
• 제36권3호
• /
• pp.298-302
• /
• 2023

In this paper, we discussed the effect of field plate dielectric materials such as silicon dioxide (SiO₂), aluminum oxide (Al₂O₃), and hafnium oxide (HfO₂) on the breakdown characteristics of β-Ga₂O₃ Schottky barrier diodes (SBDs). The breakdown voltage (BV) of the SBDs with a field plate was higher than that of SBDs without a field plate. The higher dielectric constant of HfO₂ contributed to the superior reduction in electric field concentration at the Schottky junction edge from 5.4 to 2.4 MV/cm. The SBDs with HfO₂ field plate showed the highest BV of 720 V, and constant specific on-resistance (R_on,sp) of 5.6 mΩ·cm², resulting in the highest Baliga's figure-of-merit (BFOM) of 92.0 MW/cm². We also investigated the effect of dielectric thickness and field plate length on BV.