• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.08a
• /
• pp.281-281
• /
• 2010

Very low refractive index (<1.4) materials have been proved to be the key factor improving the performance of various optical components, such as reflectors, filters, photonic crystals, LEDs, and solar cell. Highly porous SiO2 are logically designed for ultralow refractive index materials because of the direct relation between porosity and index of refraction. Among them, ordered macroporous SiO2 is of potential material since their theoretically low refractive index ~1.10. However, in the conventional synthesis of ordered macroporous SiO2, the time required for the crystallization of organic nanoparticles, such as polystyrene (PS), from colloidal solution into well ordered template is typical long (several days for 1 cm substrate) due to the low interaction between particles and particle - substrate. In this study, polystyrene - polyacrylic acid (PS-AA) nanoparticles synthesized by miniemulsion polymerization method have hydrophilic polyacrylic acid tails on the surface of particles which increase the interaction between particle and with substrate giving rise to the formation of PS-AA film by simply spin - coating method. Less ordered with controlled thickness films of PS-AA on silicon wafer were successfully fabricated by changing the spinning speed or concentration of colloidal solution, as confirmed by FE-SEM. Based on these template films, a series of macroporous SiO2 films whose thicknesses varied from 300nm to ~1000nm were fabricated either by conventional sol - gel infiltration or gas phase deposition followed by thermal removal of organic template. Formations of SiO2 films consist of interconnected air balls with size ~100 nm were confirmed by FE-SEM and TEM. These highly porous SiO2 show very low refractive indices (<1.18) over a wide range of wavelength (from 200 to 1000nm) as shown by SE measurement. Refraction indices of SiO2 films at 633nm reported here are of ~1.10 which, to our best knowledge, are among the lowest values having been announced.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2011.08a
• /
• pp.406-406
• /
• 2011

결정질 태양전지에서 도핑(Doping)은 반도체(Semiconductor)의 PN 접합(Junction)을 형성하는 중요한 역할을 한다. 도핑은 반도체에 불순물(Dopant)을 주입하는 공정으로 고온에서 진행되며 온도는 중요한 변수(Parameter)로 작용한다. 본 연구에서는 여러 가지 에미터(emitter)층 형성방법 중에 가장 저가이면서 공정과정이 간단하며 대면적 도핑이 용의한 Spray 방법을 통해 효과적인 에미터 층 형성의 최적화를 위해 DI water에 각각 1%, 3%, 5% 7%로 희석된 H3PO4용액 으로 850$^{\circ}C$에서 열처리 시간을 가변해 가며 최적화된 면저항과 표면농도 특성을 분석하였다. 도핑소스가 웨이퍼(wafer) 각각의 표면에 흡착시킨 후 오븐에 넣어 150$^{\circ}C$에서 5분간 건조시킨 후 퍼니스(furance)에 넣어 시간을 가변해 가며 도핑시켰다. Spray 방식은 기존의 방식보다 저렴하고 In-line 공정에 적합하며 대용량으로 전환이 쉽다는 많은 장점을 가지고 있다. 도핑시 먼저 spray를 이용하여 웨이퍼 표면에 균일하게 용액을 흡착시킨 후 오븐에서 150$^{\circ}C$에서 5분간 건조 후 furnace에 넣어 850$^{\circ}C$에서 시간을 가변 해가며 실험하였다. H3PO4용액의 비율이 1%일 때는 2분 이상 열처리를 하였을 때 60${\Omega}/{\Box}$ 이하로 내려가지 않았다. 이는 최초 표면농도가 낮아 더 이상 확산되지 않음을 의미한다. 또한 H3PO4의 비율이 3% 이상일 때는 열처리 시간이 1분 이하일 때 면저항의 변화가 거의 없었으나 2분 이상일 때는 시간에 따라서 점차 낮아졌으며 균일도 역시 좋아졌다. 이는 H3PO4의 비율이 3% 이상일 때는 표면농도가 높아서 1분 이하의 열처리 시간에서는 확산해 들어가는 양이 거의 같음을 알 수 있었다.

• Journal of Digital Contents Society
• /
• v.14 no.1
• /
• pp.35-40
• /
• 2013

The use of slurry with a mix of abrasives and coolant for making Wire Saw in the photovoltaic industry has sharply increased with the semiconductor wafer. In this paper, the slurry was isolated, purified and dried by microwave drying method with high-purity silicon carbide powder obtained through chemical processing. Dried slurry bulk was first pulverized and chemical treatment was applied to produce powder. The produced slurry powder was then analyzed by going through the following analysis; thermal analysis, particle size analyses: SEM shots, elemental analysis, XRF and XRD. The results of this study found the recovery rate of the power obtained though the chemical processing to be higher than the one obtained from mineral processing. The results anticipate infrastructure building and active responses to increasingly stronger domestic and international environmental regulations through the integration and recycling of large amounts of slurry in the photovoltaic industry.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 1992.05a
• /
• pp.110-113
• /
• 1992

$n^{+}$-p homojunction InP diodes were fabricated using thermal diffusion of Sulfur into p-type InP substrates(Zn doped, LEC grown, p=2.3${\times}$10$^{16}$c $m^{-3}$). The Sulfur diffusion was carried out at 550$^{\circ}C$, 600$^{\circ}C$, 700$^{\circ}C$ for 4 hours in a sealed quartz ampule(～2ml in volume) containing 5mg I $n_2$ $S_3$ and Img of red phosphorus. The formed junction depth was below 0.5$\mu\textrm{m}$. After the removal of diffused layer on the rear surface of the wafer, the beak ohmic contacts to the p-side were made with a vacuum evaporation of An-Zn(2%) followed by an annealing at 450$^{\circ}C$ for 5 minutes in flowing Ar gas. The front contacts were made with a vacuum evaporation of Au-Ge(12%) followed by an annealing at 500$^{\circ}C$ for 3 minutes in flowing Ar gas. The remarkable sprctral response of the cells obtained at the region of 6000-8000${\AA}$ region. The open circuit voltage $V_{oc}$ , short circuit current density $J_{sc}$ , fill factor and conversion efficiency η of the fabricated pattern solar cells(diffusion condition : at 700$^{\circ}C$ for 4 hours) were 0.660V, 14.04㎃/$\textrm{cm}^2$, 0.6536 and 10.09%, respectively.y.

• Proceedings of the Korean Vacuum Society Conference
• /
• 2010.02a
• /
• pp.141-141
• /
• 2010

The effect of thermal anneal on the characteristics of structural properties and the enhancement of luminescence and photovoltaic (PV) characteristics of silicon-rich silicon-nitride films were investigated. By using an ultra high vacuum ion beam sputtering deposition, B-doped silicon-rich silicon-nitride (SRSN) thin films, with excess silicon content of 15 at. %, on P-doped (n-type) Si substrate was fabricated, sputtering a highly B doped Si wafer with a BN chip by N plasma. In order to examine the influence of thermal anneal, films were then annealed at different temperature up to $1100^{\circ}C$ under $N_2$ environment. Raman, X-ray diffraction, and X-ray photoemission spectroscopy did not show any reliable evidence of amorphous or crystalline Si clusters allowing us concluding that nearly no Si nano-cluster could be formed through the precipitation of excess Si from SRSN matrix during thermal anneal. Instead, results of Fourier transform infrared and X-ray photoemission spectroscopy clearly indicated that defective, amorphous Si-N matrix of films was changed to be well-ordered thanks to high temperature anneal. The measurement of spectral ellipsometry in UV-visible range was carried out and we found that the optical absorption edge of film was shifted to higher energy as the anneal temperature increased as the results of thermal anneal induced formation of $Si_3N_4$-like matrix. These are consistent with the observation that higher visible photoluminescence, which is likely due to the presence of Si-N bonds, from anneals at higher temperature. Based on these films, PV cells were fabricated by the formation of front/back metal electrodes. For all cells, typical I-V characteristic of p-n diode junction was observed. We also tried to measure PV properties using a solar-simulator and confirmed successful operation of PV devices. Carrier transport mechanism depending on anneal temperature and the implication of PV cells based on SRSN films were also discussed.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2010.06a
• /
• pp.375-375
• /
• 2010

CdTe as an absorber material is widely used in thin film solar cells with the heterostructure due to its almost ideal band gap energy of 1.45 eV, high photovoltaic conversion efficiency, low cost and stable performance. The deposition methods and preparation conditions for the fabrication of CdTe are very important for the achievement of high solar cell conversion efficiency. There are some rearranged reports about the deposition methods available for the preparation of CdTe thin films such as close spaced sublimation (CSS), physical vapor deposition (PVD), vacuum evaporation, vapor transport deposition (VTD), closed space vapor transport, electrodeposition, screen printing, spray pyrolysis, metalorganic chemical vapor deposition (MOCVD), and RF sputtering. The RF sputtering method for the preparation of CdTe thin films has important advantages in that the thin films can be prepared at low growth temperatures with large-area deposition suitable for mass-production. The authors reported that the optical and electrical properties of CdTe thin film were closely connected by the thickness-uniformity of the film in the previous study [1], which means that the better optical absorbance and the higher carrier concentration could be obtained in the better condition of thickness-uniformity for CdTe thin film. The thickness-uniformity could be controlled and improved by the some process parameters such as vacuum level and RF power in the sputtering process of CdTe thin films. However, there is a limitation to improve the thickness-uniformity only in the preparation process [1]. So it is necessary to introduce the external or additional method for improving the thickness-uniformity of CdTe thin film because the cell size of thin film solar cell will be enlarged. Therefore, the authors firstly applied the chemical mechanical polishing (CMP) process to improving the thickness-uniformity of CdTe thin films with a G&P POLI-450 CMP polisher [2]. CMP process is the most important process in semiconductor manufacturing processes in order to planarize the surface of the wafer even over 300 mm and to form the copper interconnects with damascene process. Some important CMP characteristics for CdTe were obtained including removal rate (RR), WIWNU%, RMS roughness, and peak-to-valley roughness [2]. With these important results, the CMP process for CdTe thin films was performed to improve the thickness-uniformity of the sputtering-deposited CdTe thin film which had the worst two thickness-uniformities of them. Some optical properties including optical transmittance and absorbance of the CdTe thin films were measured by using a UV-Visible spectrophotometer (Varian Techtron, Cary500scan) in the range of 400 - 800 nm. After CMP process, the thickness-uniformities became better than that of the best condition in the previous sputtering process of CdTe thin films. Consequently, the optical properties were directly affected by the thickness-uniformity of CdTe thin film. The absorbance of CdTe thin films was improved although the thickness of CdTe thin film was not changed.

• Journal of Energy Engineering
• /
• v.23 no.1
• /
• pp.21-32
• /
• 2014

This study has analyzed whether the virtuous cycle of value-added between the processes within the company has formed and whether the virtuous ecosystem between the processes within the industry has been built through the analysis of value chain(VC) and value system(VS) targeting the Korean photovoltaic companies. For a study method, after conducting a survey on the companies, a regression analysis was performed on the causal relationship between the process within the VC and VS. Based on the results of the analysis, for the VC of the Korean photovoltaic industry, an increase in the R&D support from the government has led to the increase in the investment of R&D for the related industry, and the increase in the investment of R&D has contributed to the increase in the growth of its productivity, and the growth in the productivity of R&D has influenced the increase in the production of solar products. In addition, the reduction of photovoltaic production cost for the company has influenced the increase of recurring profit margin compared to the sales. However it was shown that the increase in the company's production volume does not contribute to the reduction of production cost. Meanwhile, the increase in recurring profit margin compared to the sales were influencing the increase in the production volume but it was shown that the increase in the company's investment of R&D was not a contributing factor thus it was not included in the virtuous cycle. It was analyzed that the VS was shown not to influence all other processes within the industry except for the module companies where the increase in the recurring profit margin compared to the sales was influenced by the increase in the recurring profit margin compared to the sales of solar cell companies. This shows that the virtuous industrial ecosystem which should be made under the mutual cooperation by the ingot, wafer, solar cell, module and system companies are yet incomplete.

• 한국신재생에너지학회:학술대회논문집
• /
• 2010.06a
• /
• pp.82.1-82.1
• /
• 2010

수소화된 비정질 실리콘 박막을 이용한 반도체는 현재 태양전지, 트랜지스터, 매트릭스 배열 및 이미지 센서 등의 분야에서 이용되고 있다. 자세히 이야기 하면, 여러 가지의 광전효과 물질에 대한 특성이 있으며, 가시광선영역에 대하여 > $10^5cm^{-1}$이상의 매우 높은 광흡수계수와 낮은 온도를 갖는 증착공정 등이 있다. 박막의 밴드갭은 약 1.6~1.8eV로서 태양전지의 흡수층과 passivation층으로 적절하다. 여러 가지 종류의 태양전지 중 비정질 실리콘 박막/결정질 실리콘 기판의 구조로 이루어진 이종접합 태양전지는 저온에서 공정이 가능한 대표적인 것으로서 HIT(Heterojunction with Intrinsic Thin layer)구조로 산요사에 의해 제안된 것이다. 이것은 결정질 실리콘 기판과 도핑된 비정질 실리콘 박막사이에 얇은 진성층 비정질실리콘 박막을 삽입함으로서, 캐리어 전송을 좋게하여 실리콘 기판 표면의 passivation효과를 증대시키는 결과를 가지고 온다. 실험실 규모에서는 약 20%이상의 효율을 보이고 있으며, 모듈에서는 19.5%의 높은 효율을 보이고 있어 실리콘 기판을 이용한 고효율 태양전지로서 각광을 받고 있다. 이러한 이종접합 태양전지의 대부분은 단결정 실리콘을 사용하고 있는데, 점차적으로 다결정 실리콘 기판으로 추세가 바뀌고 있어, 여기에 맞는 표면 passivation 공정 및 분석이 필요하다. 본 발표에서는 다결정 실리콘 기판위에 진성층 비정질 실리콘 박막을 유도결합 플라즈마 화학기상 증착법(ICP-CVD)을 이용하여 제조하여 passivation 효과를 분석한다. 일반적으로 ICP는 CCP(coupled charged plasma)에 비해 약 100배 이상 높은 플라즈마 밀도를 가지고 있으며, 이온 충돌같은 표면으로 작용하는 것들이 기존 방식에 비해서 작다라는 장점이 있다. 먼저, 유리기판을 사용하여 ICP-CVD 챔버내에 이송 한 후 플라즈마 파워, 온도 및 가스비(SiH4/H2)에 따른 진성층 비정질 실리콘 박막을 증착 한 후, 밴드갭, 전도도 및 결합구조 등에 대한 결과를 분석한 후, 최적의 값을 가지고 250um의 두께를 갖는 다결정 실리콘을 기판위에 증착을 한다. 두께(1~20nm)에 따라 표면의 passivation이 되는 정도를 QSSPCD(Quasi steady state Photoconductive Decay)법에 의하여 소수캐리어의 이동거리, 재결합율 및 수명 등에 대한 측정 및 분석을 통하여 다결정 실리콘 기판의 passivation effect를 확인한다. 제시된 데이터를 바탕으로 향후 다결정 HIT셀 제조를 통해 태양전지 효율에 대한 특성을 비교하고자 한다.

• Journal of the Korean Crystal Growth and Crystal Technology
• /
• v.28 no.5
• /
• pp.179-184
• /
• 2018

To lessen oxygen concentrations in a wafer through modifying the length of graphite heaters, we investigated the influence of relative distance from heater to quartz crucible on temperature profile of hot-zone in Czochralski silicon-crystal growth by simulation. In particular, ATC temperature and power profiles as a function of different ingot body positions were investigated for five different heater designs; (a) typical side heater (SH), (b) short side heater-up (SSH-up), (c) short side heater-low (SSH-low), (d) bottom heater without side heater (Only-BH), and (e) side heater with bottom heater (SH + BH). It was confirmed that lower short side heater exhibited the highest ATC temperature, which was attributed to the longest distance from triple point to heater center. In addition, for the viewpoint of energy efficiency, it was observed that the typical side heater showed the lowest power because it heated more area of quartz crucible than that of others. This result provides the possibility to predict the feed-forward delta temperature profile as a function of various heater designs.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2009.06a
• /
• pp.137-137
• /
• 2009

Thin-film transistors (TFTs) that can be prepared at low temperatures have attracted much attention due to the great potential for flexible electronics. One of the mainstreams in this field is the use of organic semiconductors such as pentacene. But device performance of the organic TFTs is still limited by low field effect mobility or rapidly degraded after exposing to air in many cases. Another approach is amorphous oxide semiconductors. Amorphous oxide semiconductors (AOSs) have exactly attracted considerable attention because AOSs were fabricated at room temperature and used lots of application such as flexible display, electronic paper, large solar cells. Among the various AOSs, a-IGZO was considerable material because it has high mobility and uniform surface and good transparent. The high mobility is attributed to the result of the overlap of spherical s-orbital of the heavy pest-transition metal cations. This study is demonstrated the effect of thickness channel layer from 30nm to 200nm. when the thickness was increased, turn on voltage and subthreshold swing were decreased. a-IGZO TFTs have used a shadow mask to deposit channel and source/drain(S/D). a-IGZO were deposited on SiO2 wafer by rf magnetron sputtering. using power is 150W, working pressure is 3m Torr, and an O2/Ar(2/28 SCCM) atmosphere at room temperature. The electrodes were formed with Electron-beam evaporated Ti(30nm) and Au(70nm) structure. Finally, Al(150nm) as a gate metal was evaporated. TFT devices were heat treated in a furnace at $250^{\circ}C$ in nitrogen atmosphere for an hour. The electrical properties of the TFTs were measured using a probe-station to measure I-V characteristic. TFT whose thickness was 150nm exhibits a good subthreshold swing(S) of 0.72 V/decade and high on-off ratio of 1E+08. Field effect mobility, saturation effect mobility, and threshold voltage were evaluated 7.2, 5.8, 8V respectively.