• Title/Summary/Keyword: Single loop

Search Result 762, Processing Time 0.025 seconds

Modified Single Loop Single Vector Method for Stability and Efficiency Improvement in Reliability-Based Design Optimization (신뢰성기반 최적설계에서 수치적 안정성과 효율성의 개선을 위해 수정된 Single Loop Single Vector 방법)

  • Kim, Bong-Jae;Lee, Jae-Ohk;Yang, Young-Soon
    • Journal of the Computational Structural Engineering Institute of Korea
    • /
    • v.18 no.1
    • /
    • pp.51-59
    • /
    • 2005
  • SLSV (single loop single vector) method is to solve the excessive computational cost problem in RBDO (reliability-based design optimization) by decoupling the nested iteration loops. However, the practical use of SLSV method to RBDO case is limited by the instability or inaccuracy of the method since it often diverges or converges to a wrong solution. Thus, in this paper, a new modified SLSV method is proposed. This method improves its convergence capability effectively by utilizing Inactive Design and Active MPP Design together with modified HMV (hybrid mean value) method. The usefulness of the proposed method is also verified through numerical examples.

An Ultra Small Size Phase Locked Loop with a Signal Sensing Circuit (신호감지회로를 가진 극소형 위상고정루프)

  • Park, Kyung-Seok;Choi, Young-Shig
    • The Journal of Korea Institute of Information, Electronics, and Communication Technology
    • /
    • v.14 no.6
    • /
    • pp.479-486
    • /
    • 2021
  • In this paper, an ultra small phase locked loop (PLL) with a single capacitor loop filter has been proposed by adding a signal sensing circuit (SSC). In order to extremely reduce the size of the PLL, the passive element loop filter, which occupies the largest area, is designed with a very small single capacitor (2pF). The proposed PLL is designed to operate stably by the output of the internal negative feedback loop including the SSC acting as a negative feedback to the output of the single capacitor loop filter of the external negative feedback loop. The SSC that detects the PLL output signal change reduces the excess phase shift of the PLL output frequency by adjusting the capacitance charge of the loop filter. Although the proposed structure has a capacitor that is 1/78 smaller than that of the existing structure, the jitter size differs by about 10%. The PLL is designed using a 1.8V 180nm CMOS process and the Spice simulation results show that it works stably.

Construction and Characterization of Travelling Wave Type Single Mode Fiber Laser Using a Fiber Grating (광섬유격자를 이용하는 진행파형 단일모드 광섬유레이저의 제작과 특성 측성)

  • 김택중;박희갑;이동한
    • Korean Journal of Optics and Photonics
    • /
    • v.6 no.4
    • /
    • pp.296-301
    • /
    • 1995
  • A single-mode erbium-doped fiber laser is constructed by using a intracore fiber Bragg grating and a unidirectional fiber loop mirror. The laser cavity is designed in such a way that the laser beam forms a travelling wave in the gain medium by placing the erbium-doped fiber inside the unidirectional loop and that the wavelength-selective feedback is made from the outside of the loop by a fiber grating with 0.2 nm reflection linewidth. An additional fiber ring resonator is constructed and used as an optical spectrum analyzer to observe the variation of the laser mode spectra. As the result, relatively stable single mode, single polarization output is observed for the most of the time except some mode hoppings in minute scale due to enviommental temperature variations. tions.

  • PDF

Low Cost and High Performance Single Phase UPS Using a Single-Loop Robust Voltage Controller

  • Ji, Jun-Keun;Ku, Dae-Kwan;Lim, Seung-Beom
    • Journal of Power Electronics
    • /
    • v.15 no.3
    • /
    • pp.695-701
    • /
    • 2015
  • Uninterruptible Power Supplies (UPSs) can be largely divided into the passive-standby, line-interactive and double-conversion methods. This paper proposes a double-conversion UPS with a low cost and high performance. This single phase UPS uses a single-loop robust voltage controller and 1-switch voltage doubler strategy PFC. The proposed UPS is composed of a single phase PFC, a half-bridge inverter, a battery charger and a battery discharger. Finally, the validity of proposed UPS was verified by various experimental tests.

Interprocedural Transformations for Parallel Computing

  • Park, Doo-Soon;Choi, Min-Hyung
    • Journal of Korea Multimedia Society
    • /
    • v.9 no.12
    • /
    • pp.1700-1708
    • /
    • 2006
  • Since the most program execution time is consumed in a loop structure, extracting parallelism from loop programs is critical for the taster program execution. In this paper, we proposed data dependency removal method for a single loop. The data dependency removal method can be applied to uniform and non-uniform data dependency distance in the single loop. Procedure calls parallelisms with only a single loop structure or procedure call most of other methods are concerned with the uniform code within the uniform data dependency distance. We also propose an algorithm, which can be applied to uniform, non-uniform, and complex data dependency distance among the multiple procedures. We compared our method with conventional methods using CRAY-T3E for the performance evaluation. The results show that the proposed algorithm is effective.

  • PDF

Mechanical Properties and Comparisons of Cerclage Wires of Various Diameters in Different Knot Methods

  • Jang, Aram;Kim, Jieyoo;Park, Ji-Hun;Yoon, Eunchae;Lee, Dongbin;Lee, Jae-Hoon
    • Journal of Veterinary Clinics
    • /
    • v.39 no.4
    • /
    • pp.149-155
    • /
    • 2022
  • The aim of this study was to compare the mechanical properties of 0.6 and 0.8 mm cerclage wires with the 1.0 mm cerclage wire in the twist, single-loop, double-loop, double-wrap, and loop/twist knot methods. Six stainless steel cerclage wires of various diameters in different knot methods were tied round a customized jig mounted on a load testing machine. The initial tension, initial stiffness, and yield load were evaluated. The failure mode of each cerclage was observed. For each wire size, the double-loop, double-wrap, and loop/twist knots showed significantly greater initial stiffness, and yield load than those seen with twist and single-loop knots. The single-loop knot showed the least initial stiffness regardless of the diameter. As the cerclage wire diameter increased, the cerclage tended to show significantly greater initial stiffness, and yield load. Failure modes varied depending on the knot configurations. Single-loop knots of smaller-diameter wires less than 1 mm had similar or lower initial tension, initial stiffness, and yield load than a twist knot. Owing to the variance in mechanical properties, the clinical application of the knot type should depend on the diameter of the cerclage wire.

Numerical Comparison of Thermalhydraulic Aspects of Supercritical Carbon Dioxide and Subcritical Water-Based Natural Circulation Loop

  • Sarkar, Milan Krishna Singha;Basu, Dipankar Narayan
    • Nuclear Engineering and Technology
    • /
    • v.49 no.1
    • /
    • pp.103-112
    • /
    • 2017
  • Application of the supercritical condition in reactor core cooling needs to be properly justified based on the extreme level of parameters involved. Therefore, a numerical study is presented to compare the thermalhydraulic performance of supercritical and single-phase natural circulation loops under low-to-intermediate power levels. Carbon dioxide and water are selected as respective working fluids, operating under an identical set of conditions. Accordingly, a three-dimensional computational model was developed, and solved with an appropriate turbulence model and equations of state. Large asymmetry in velocity and temperature profiles was observed in a single cross section due to local buoyancy effect, which is more prominent for supercritical fluids. Mass flow rate in a supercritical loop increases with power until a maximum is reached, which subsequently corresponds to a rapid deterioration in heat transfer coefficient. That can be identified as the limit of operation for such loops to avoid a high temperature, and therefore, the use of a supercritical loop is suggested only until the appearance of such maxima. Flow-induced heat transfer deterioration can be delayed by increasing system pressure or lowering sink temperature. Bulk temperature level throughout the loop with water as working fluid is higher than supercritical carbon dioxide. This is until the heat transfer deterioration, and hence the use of a single-phase loop is prescribed beyond that limit.

The Mechanical Characteristic Analysis and Improvement of Precision Position Control System with AC Servo Motor and Ball Screw (AC Servo Motor와 Ball screw를 이용한 정밀 위치제어시스템의 기계적 특성 분석 및 개선)

  • Ko, Su-Chang;Jin, Kyoung-Bog
    • Journal of the Semiconductor & Display Technology
    • /
    • v.6 no.1 s.18
    • /
    • pp.31-36
    • /
    • 2007
  • Effect of coulomb friction and backlash on the single loop position control has been studied for the precision position control. We have showed the limit cycle on the single loop system which used a ball screw that had the backlash. Also, we have made an inner loop with a classical velocity and torque controller which was forcing the current of d axis to be zero by using a permanent-magnet synchronous motor and composed the outer loop with linear encoder for sensing a position of the loader. Also, we have used least squares fit(LSF) observer for reducing noise when we got velocity from position outputs. We have shown a good result by using the dual loop through simulation and experiment.

  • PDF

Reliability-Based Shape Optimization Under the Displacement Constraints (변위 제한 조건하에서의 신뢰성 기반 형상 최적화)

  • Oh, Young-Kyu;Park, Jae-Yong;Im, Min-Gyu;Park, Jae-Yong;Han, Seog-Young
    • Journal of the Korean Society of Manufacturing Technology Engineers
    • /
    • v.19 no.5
    • /
    • pp.589-595
    • /
    • 2010
  • This paper presents a reliability-based shape optimization (RBSO) using the evolutionary structural optimization (ESO). An actual design involves uncertain conditions such as material property, operational load, poisson's ratio and dimensional variation. The deterministic optimization (DO) is obtained without considering of uncertainties related to the uncertainty parameters. However, the RBSO can consider the uncertainty variables because it has the probabilistic constraints. In order to determine whether the probabilistic constraint is satisfied or not, simulation techniques and approximation methods are developed. In this paper, the reliability-based shape design optimization method is proposed by utilization the reliability index approach (RIA), performance measure approach (PMA), single-loop single-vector (SLSV), adaptive-loop (ADL) are adopted to evaluate the probabilistic constraint. In order to apply the ESO method to the RBSO, a sensitivity number is defined as the change of strain energy in the displacement constraint. Numerical examples are presented to compare the DO with the RBSO. The results of design example show that the RBSO model is more reliable than deterministic optimization.

Fast locking single capacitor loop filter PLL with Early-late detector (Early-late 감지기를 사용한 고속 단일 커패시터 루프필터 위상고정루프)

  • Ko, Ki-Yeong;Choi, Yong-Shig
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.21 no.2
    • /
    • pp.339-344
    • /
    • 2017
  • A novel structure of phase locked loop (PLL) which has small size and fast locking time with Early-late detector, Duty-rate modulator, and Lock status indicator (LSI) is proposed in this paper. The area of loop filter usually occupying the larger portion of the chip is minimized using a single small capacitor. While the conventional PLL with a single capacitor loop filter cannot work stably, the proposed PLL with two charge pumps works stably because the output voltage waveform of the proposed a single capacitor loop filter is the same as the output voltage waveform of the conventional 2nd-order loop filter. The two charge pumps are controlled by the Early-late detector which detects early-late status of UP and DN signals, and Duty-rate modulator which generates a steady duty-rate signal. Fast locking time is achieved using LSI. It has been simulated and proved by HSPICE in a CMOS $0.18{\mu}m$ 1.8V process.