1 |
J. Sharma and H. Krishnaswamy, "A dividerless reference-sampling RF PLL with -253.5dBc jitter FOM and -67dBc reference spurs", IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp. 258-259, 2018.
|
2 |
W. Chen, S. Ray, J. Bhadra, M. Abadir and L. Wang, "Challenges and Trends in Modern SoC Design Verification," IEEE Design & Test, vol. 34, no. 5, pp. 7-22, 2017.
|
3 |
Adesina, Naheem O., and Ashok Srivastava. "Memristor-Based Loop Filter Design for Phase Locked Loop" Journal of Low Power Electronics and Applications, vol 9, no. 3, pp. 24-36, 2019.
DOI
|
4 |
Pang-Jung Liu, Chih-Yao Hsu and Yi-Hsiang Chang, "Techniques of Dual-Path Error Amplifier and Capacitor Multiplier for On-Chip Compensation and Soft-Start Function," IEEE Transactions on power electronics, vol. 30, no. 3, pp. 1403- 1410, 2015.
DOI
|
5 |
Pengfei Liao, Ping Luo, Weizhong Chen, Bo Zhang, "Embedded Advanced Capacitor Multiplier Compensation for Two-stage Amplifier with Large Capacitive Loads," Communications,Circuits and Systems (ICCCAS), vol. 2, pp. 362-365, 2013.
|
6 |
L. Wu, T. Burger, P. Schonle and Q. Huang, "A Power-Efficient Fractional-N DPLL With Phase Error Quantized in Fully Differential-Voltage Domain," IEEE Journal of Solid-State Circuits, vol. 56, no. 4, pp. 1254-1264, 2021.
DOI
|
7 |
J. -H. Seol, K. Choo, D. Blaauw, D. Sylvester and T. Jang, "A 67-fsrms Jitter, -130 dBc/Hz In-Band Phase Noise, -256-dB FoM Reference Oversampling Digital PLL With Proportional Path Timing Control," IEEE Solid-State Circuits Letters, vol. 3, pp. 430-433, 2020.
DOI
|
8 |
K. Grout and J. Kitchen, "A Dividerless Ring Oscillator PLL With 250fs Integrated Jitter Using Sampled Lowpass Filter," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 67, no. 11, pp. 2337-2341, 2020.
DOI
|
9 |
H. S. Jang, Y. S. Choi, "An available capacitance increasing PLL with two voltage controlled oscillator gains." IEEK SD, vol. 51, no. 7, pp. 1508-1514, 2014.
|
10 |
Y. S. Choi, G. H. Han, "An Extremely Small Size Multi-Loop Phase Locked Loop." JKIIECT, vol. 12, no. 1, pp. 1-6, 2019.
|