• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 1999년도 추계학술대회 논문집
• /
• pp.121-124
• /
• 1999

The (Ba,Sr)TiO$_3$[BST] thin film were fabricated on the Pt/Ti/SiO$_2$/Si substrate by RF sputtering technique. The structural properties of the BST thin films were investigated with deposition time and substrate temperature by XRD. In the case of the BST thin films which has the deposition thin of 20 min, second phases and BST (111) peaks were increased with increasing the temperature of substrate. The capacitance of the BST thin film (deposition time of 20 min.) was decreased with the substrate temperature and was 1500pF with applied voltage of 1V.

• 동력기계공학회지
• /
• 제9권4호
• /
• pp.118-123
• /
• 2005

We have investigated the fabrication of Si nanoparticles and $C_{60}$ thin films by pulsed laser ablation. By atomic force microscopy(AFM), the laser-deposited $C_{60}$ thin film was verified to have surface far smoother than the surfaces of films produced by the conventional evaporation method. The Si deposited at a He atmosphere of 0.2 Torr was with about $60{\AA}$ height of the Si nanoparticles, suggesting that it was uniformly deposited. We observed visible green emissions spectra in the $Si/C_{60}$ multilayer films after laser annealing. It is considered that this green emissions is occurred from SiC particles, which is produced reaction of Si nanoparticles with $C_{60}$ by laser annealing.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2006년도 제37회 하계학술대회 논문집 C
• /
• pp.1313-1314
• /
• 2006

The polycrystalline 3C-SiC thin films heteroepitaxially grown by LPCVD method using single precursor 1,3-disilabutane at $850^{\circ}C$. The crystallinity of the 3C-SiC thin film was analyzed by XRD and FT-IR. Residual strain was investigated by Raman scattering. The surface morphology was also observed by AFM and voids or dislocations between SiC and $SiO_2$ were measured by SEM. The grown poly 3C-SiC thin film is very good crystalline quality, surface like mirror, and low defect and strain. Therefore, the polycrystalline 3C-SiC is suitable for harsh environment MEMS applications.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2001년도 하계학술대회 논문집
• /
• pp.660-663
• /
• 2001

The devices of BST thin films to composite (Ba$\_$0.7/ Sr$\_$0.3/)TiO$_3$using sol-gel method were fabricated by changing of the depositing layer number on Pt/Ti/SiO$_2$/Si substrate. The thin film capacitor to be ferroelectric devices was investigated by structural and electrical properties. The thickness of BST thin films at each coating numbers 3, 4 and 5 times was 2500[${\AA}$], 3500[${\AA}$], 3800[${\AA}$]. The dielectric factor of thin film when the coating numbers were 3, 4 and 5 times was 190, 400 and 460 on frequency 1[MHz]. The dielectric loss of BST thin film was linearly increased by increasing of the specimen area.

• 한국전기전자재료학회논문지
• /
• 제14권8호
• /
• pp.658-662
• /
• 2001

This paper describes on the fabrication and characteristics of hot-film type micro-flowsensors integrated with Pt-RTD(resistance thermometer device) and micro-heater on the SOI(Si-on-insulator) membrane and trench structures, in which MGO thin-film was used as medium layer in order to improve adhesion of Pt thin-film to SiO$_2$ layer. Output voltages increased due to increase of heat-loss from sensor to external. The output voltage was 250 nV at N$_2$ flow rate of 2000 sccm/min, heating power of 0.3 W. The response time($\tau$:63%) was about 42 msec when input flow was step-input. The results indicated that micro-flowsensors with the SOI membrane and trench structures have properties of a high-resolution and ow consume power.

• 센서학회지
• /
• 제15권1호
• /
• pp.65-70
• /
• 2006

Characteristics of thin-film NTC thermal sensors fabricated by micromachining technology were studied as a function of the thickness of membrane. The overall-structure of thermal sensor has a form of Au/Ti/NTC/$SiO_{X}$/(100)Si. NTC film of $Mn_{1.5}CoNi_{0.5}O_{4}$ with 0.5 mm in thickness was deposited on $SiO_{X}$ layer (1.2 mm) by PLD (pulsed laser deposition) and annealed at 873-1073 K in air for 1 hour. Au(200 nm)/Ti(100 nm) electrode was coated on NTC film by dc sputtering. By the results of microstructure, X-ray and NTC analysis, post-annealed NTC films at 973 K for 1 hour showed the best characteristics as NTC thermal sensing film. In order to reduce the thermal mass and thermal time constant of sensor, the sensing element was built-up on a thin membrane with the thickness of 20-65 mm. Sensors with thin sensing membrane showed the good detecting characteristics.

• 한국정보통신학회논문지
• /
• 제13권12호
• /
• pp.2505-2510
• /
• 2009

SiOC 박막은 화학적 증착 방법에 의해 여러 가지 유량비를 다르게 하여 증착되었다. SiOC 박막에서 유전상수의 감소원인에 대하여 조사하고 샘플들은 박막의 두께와 유전상수사이의 상관성에 대하여 분석하였다. 증착한 샘플에서 박막의 두께는 굴절률에 비례하는 경향성이 있으며, 유전상수가 가장 낮은 샘플에서 두께는 감소되었다. 굴절률은 열처리 후 감소하였는데, 열처리 하면서 박막의 두께가 감소되었기 때문이다.

• The Korean Journal of Ceramics
• /
• 제6권2호
• /
• pp.116-119
• /
• 2000

The a-axis and c-axis prefer oriented SBT thin films could be deposited on Pt(111)/Ti/$SiO_2$$650^{\circ}C$). The c-axis preferred orientation of SBT film can be obtained by Sr deficiency and high compressive stress. However, the a-axis-oriented grains can be formed under stoichiometric Sr content and nearly stress-free state.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2008년도 하계학술대회 논문집 Vol.9
• /
• pp.129-130
• /
• 2008

Polycrystalline silicon (poly-Si) Schottky barrier thin film transistors (SB-TFT) are fabricated by erbium silicided source/drain for n-type SB-TFT. High quality poly-Si film were obtained by crystallizing the amorphous Si film with excimer laser annealing (ELA) or solid phase crystallization (SPC) method. The fabricated poly-Si SB-TFTs have a large on/off current ratio with a low leakage current. Moreover, the electrical characteristics of poly-Si SB TFTs are significantly improved by the additional forming gas annealing in 2 % $H_2/N_2$, because the interface trap states at the poly-Si grain boundaries and at the gate oxide/poly-Si channel decreased.

• 한국진공학회지
• /
• 제16권6호
• /
• pp.439-445
• /
• 2007

RF 및 고속 아날로그 특성 및 제조 공정의 용이성에 의하여 고속 유무선통신 및 초고주파 분야에서 많이 이용되고 있는 SiGe 집적회로에서, SiGe 박막 저항기의편차를 줄여 집적회로의 신뢰성을 높이는 것이 중요하다. 본 논문에서는 실리콘계 박막 저항기 제조 후 발생하는 불균일한 저항 값 분포의 원인 규명과 그 해결 방안에 대하여 고찰한다. SiGe 박막 저항기의 실리사이드가 존재하는 컨택 영역에서 Ti-B석출물의 영향으로 인하여 저항 값의 불균일성 발생하는데, 이를 최소화하기 위하여는 가능한 최대의 boron 이온을 주입할 필요가 있다. SiGe 저항기와 금속을 배선하기 위한 컨택 홀의 크기가 작을수록 SiGe 층 내에서 돌출부가 컨택 홀의 전체면적을 차지하게 될 확률이 커지게 되어 접촉저항이 비정상적으로 커질 확률 또한 높아지게 되므로, 돌출부가 생성되는 SiGe 저항기의 경우는 컨택 홀의 면적을 크게하여 SiGe 저항기의 편차를 개선하였다.