• 제목/요약/키워드: Si substrate.

검색결과 2,841건 처리시간 0.031초

Room Temperature Preparation of Poly-Si Thin Films by IBE with Substrate Bias Method

  • Cho, Byung-Yoon;Yang, Sung- Chae;Han, Byoung-Sung;Lee, Jung-Hui;Yatsui Kiyoshi
    • Transactions on Electrical and Electronic Materials
    • /
    • 제6권2호
    • /
    • pp.57-62
    • /
    • 2005
  • Using intense pulsed ion beam evaporation technique, we have succeeded in the preparation of poly crystalline silicon thin films without impurities on silicon substrate. Good crystallinity and high deposition rate have been achieved without heating the substrate by using lEE. The crystallinity of poly-Si film has been improved with the high density of the ablation plasma. The intense diffraction peaks of poly-Si thin films could be obtained by using the substrate bias system. The crystallinity and the deposition rate of poly-Si thin films were increased by applying (-) bias voltage for the substrate.

저가격 박막 실리콘 기판을 위한 단결정 실리콘 웨이퍼에 layer transfer 형성 연구 (Cost down thin film silicon substrate for layer transfer formation study)

  • 권재홍;김동섭;이수홍
    • 한국전기전자재료학회:학술대회논문집
    • /
    • 한국전기전자재료학회 2004년도 춘계학술대회 논문집 반도체 재료 센서 박막재료 전자세라믹스
    • /
    • pp.85-88
    • /
    • 2004
  • Mono-crystalline silicon(mono-Si) is both abundant in our environment and an excellent material for Si device applications. However, single crystalline silicon solar cell has been considered to be expensive for terrestrial applications. For that reason, the last few years have seen very rapid progress in the research and development activities of layer transfer(LT) processes. Thin film Si layers which can be detached from a reusable mono-Si wafers served as a substrate for epitaxial growth. The epitaxial films have a very high efficiency potential. LT technology is a promising approach to reduce fabrication cost with high efficiency at large scale since expensive Si substrate can be recycled. Low quality Si can be used as a substrate. Therefore, we propose one of the major technologies on fabricating thin film Si substrate using a LT. In this paper, we study the LT method using the electrochemical etching(ECE) and solid edge.

  • PDF

Epitaxial Growth of $\beta$-SiC Thin Films on Si(100) Substrate without a Carburized Buffer Layer

  • Wook Bahng;Kim, Hyeong-Joon
    • The Korean Journal of Ceramics
    • /
    • 제3권3호
    • /
    • pp.163-168
    • /
    • 1997
  • Most of heteroepitaxial $\beta$-SiC thin films have been successfully grown on Si(100) adapting a carburizing process, by which a few atomic layers of substrate surface is chemically converted to very thin SiC layer using hydrocarbon gas sources. Using an organo-silicon precursor, bis-trimethylsilymethane (BTMSM, [$C_7H_{20}Si_2$]), heteropitaxial $\beta$-SiC thin films were successfully grown directy on Si substrate without a carburized buffer layer. The defect density of the $\beta$-SiC thin films deposited without a carburized layer was as low as that of $\beta$-SiC films deposited on carburized buffer layer. In addition, void density was also reduced by the formation of self-buffer layer using BTMSM instead of carburized buffer layer. It seems to be mainly due to the characteristic bonding structure of BTMSM, in which Si-C was bonded alternately and tetrahedrally (SiC$_4$).

  • PDF

수소화된 나노결정 실리콘 박막의 기판온도에 따른 나노구조 변화 (Variation in the Nanostructural Features of the nc-Si:H Thin Films with Substrate Temperature)

  • 남희종;손종익;조남희
    • 한국재료학회지
    • /
    • 제23권7호
    • /
    • pp.359-365
    • /
    • 2013
  • We investigated the nanostructural, chemical and optical properties of nc-Si:H films according to deposition conditions. Plasma enhanced chemical vapor deposition(PECVD) techniques were used to produce nc-Si:H thin films. The hydrogen dilution ratio in the precursors, [$SiH_4/H_2$], was fixed at 0.03; the substrate temperature was varied from room temperature to $600^{\circ}C$. By raising the substrates temperature up to $400^{\circ}C$, the nanocrystalite size was increased from ~2 to ~7 nm and the Si crystal volume fraction was varied from ~9 to ~45% to reach their maximum values. In high-resolution transmission electron microscopy(HRTEM) images, Si nanocrystallites were observed and the crystallite size appeared to correspond to the crystal size values obtained by X-ray diffraction(XRD) and Raman Spectroscopy. The intensity of high-resolution electron energy loss spectroscopy(EELS) peaks at ~99.9 eV(Si $L_{2,3}$ edge) was sensitively varied depending on the formation of Si nanocrystallites in the films. With increasing substrate temperatures, from room temperature to $600^{\circ}C$, the optical band gap of the nc-Si:H films was decreased from 2.4 to 1.9 eV, and the relative fraction of Si-H bonds in the films was increased from 19.9 to 32.9%. The variation in the nanostructural as well as chemical features of the films with substrate temperature appears to be well related to the results of the differential scanning calorimeter measurements, in which heat-absorption started at a substrate temperature of $180^{\circ}C$ and the maximum peak was observed at ${\sim}370^{\circ}C$.

Si 기판과 일정방향관계를 갖는 근사단결정 다이아몬드 박막 합성 (Highly Oriented Textured Diamond Film on Si Substrate)

  • 백영준;은광용
    • 한국세라믹학회지
    • /
    • 제31권4호
    • /
    • pp.457-463
    • /
    • 1994
  • The growth condition of highly oriented textured diamond film on a (100) Si substrate was investigated as a function of texture orientation. The growth process consisted of biased enhanced nucleation (BEN) and texture growth. The substrate was under the plasma of 6% CH4-94% H2 with negative bias of 200V during the BEN which grounded during the texture growth. The texture orintation changed from <100> to <110> by increasing substrate temperature. The nearly perfect match between textured diamond grains and the Si substrate could be obtained under the condition of <100> texture. The degree of tilt mismatch increased with the increase of deviation of texture orientation from <100>. The degree of twist mismatch appeared to increase abruptly beyond the critical deviation of texture orientation from <100> because the nuclei having the same orientation as the substrate were no more preferred grains for texture formation.

  • PDF

투과 전자 현미경을 이용한 다이아몬드 박막과 실리콘 기판의 계면 연구 (Investigation of the interface between diamond film and silicon substrate using transmission electron microscopy)

  • 김성훈
    • 한국결정성장학회지
    • /
    • 제10권2호
    • /
    • pp.100-104
    • /
    • 2000
  • 다이아몬드 박막을 마이크로웨이브 플라즈마 방법을 이용하여 실리콘 기판위에 증착하였다. 증착된 다이아몬드 박막과 실리콘 기판의 단면을 이온 밀링 방법으로 식각한후, 경계면을 투과 전자 현미경으로 분석하였다. 다이아몬드 박막은 실리콘 기판위에 직접 성장되거나 또는 중간층이 형성된후 성장됨을 알 수 있었다. 중간층의 구성은 주로 Sic 또는 무정형 탄소로 이루어졌으며 중간층의 두께는 경계면을 따라 다르게 변하였다. 전자 회절 패턴으로부터, 경계면 주위에 잘 발달된 실리콘 기판과 다이아몬드의 결정면들이 서로 적합하게 성장되었고 있음을 알 수 있었다. 이 결과들로부터 실리콘 기판위에 성장되는 다이아몬드 박막의 초기 성장 형태를 추론할 수 있었다.

  • PDF

Sol-Gel법으로 제조한 (Ba,Sr)$TiO_3$ 박막의 구조 및 유전특성 (Structural and Dielectric Properties of the (Ba,Sr)$TiO_3$Thin Films Prepared by Sol-Gel Method)

  • 이문기;정장호;이성갑;이영희
    • 한국전기전자재료학회논문지
    • /
    • 제11권9호
    • /
    • pp.711-717
    • /
    • 1998
  • BST(70/30) and BST(50/50) thin films were prepared by Sol-Gel method and studied about the microstructural and dielectric properties with Pt and ITO bottom electrodes. The stock solution was synthesized and spin coated on the Pt/Ti$SiO_2$/Si and Indium Tin Oxide(ITO)/ glass substrate. the coated films were dries at 350$^{\circ}C$ for 10 minutes and annealed at $750^{\circ}C$ for 1 hour for the crystallization. The thin films coated on ITO substrate were crystallized easily and the packing density and roughness of surface were better that those of films coated on Pt substrates. In the BST(50/50) composition the structural properties were similar to the BST(70/30) composition and grain size were decreased with increasing the contents of Sr. The dielectric constant was higher in the BST(50/50) composition compared with the BST(70/30) composition. Using the ITO substrate, the dielectric constant was higher than the Pt substrate while the dielectric loss was showed a reverse trend. The dielectric constant with and increase of temperature was decreased slowly.

  • PDF

박막소자응용을 위한 Mo 기판 위에 고온결정화된 poly-Si 박막연구 (The Study of poly-Si Eilm Crystallized on a Mo substrate for a thin film device Application)

  • 김도영;서창기;심명석;김치형;이준신
    • 한국진공학회지
    • /
    • 제12권2호
    • /
    • pp.130-135
    • /
    • 2003
  • 최근, poly-Si 박막은 저가의 박막소자응용을 위하여 사용되어 왔다. 그러나, 유리기판 위에서 일반적인 고상결정화(SPC) 방식으로 poly-Si 박막을 얻기는 불가능하다. 이러한 단점 때문에 유리와 같은 저가기판 위에 poly-Si을 결정화하는 연구가 최근 다양하게 진행되고 있다. 본 논문에서는 급속열처리(RTA)를 이용하여 유연한 기판인 몰리브덴 기판 위에서 a-Si:H를 성장시킨 후 고온결정화에 대한 연구를 진행하였다 고온결정화된 poly-Si 박막은 150$\mu\textrm{m}$ 두께의 몰리브덴 기판 위에 성장되었으며 결정화 온도는 고 진공하에서 $750^{\circ}C$~$1050^{\circ}C$ 사이에서 결정화된 시료에 대하여 결정화도, 결정화 면방향, 표면구조 및 전기적 특성이 조사되었다. 결정화온도 $1050^{\circ}C$에서 3분간 결정화된 시료의 결정화도는 92%를 나타내고 있었다. 결정화된 poly-Si 박막으로 제작된 TFT 소자로부터 전계효과 이동도 67 $\textrm{cm}^2$/Vs을 얻을 수 있었다.

알루미늄 유도 결정화를 이용한 대면적 다결정 Si 가상 기판 성장 전략 (A Strategy on the Growth of Large Area Polycrystalline Si Virtual Substrate Using Al-Induced Crystallization)

  • 김도현;박광욱
    • 한국전기전자재료학회논문지
    • /
    • 제37권1호
    • /
    • pp.26-35
    • /
    • 2024
  • Aluminum-induced crystallization (AIC) as a route to reduce the fabrication cost and to obtain polycrystalline Si (p-Si) thin-film of large grain size is a promising alternative of single-crystalline (s-Si) substrate or p-Si thin-film obtained by conventional methods such as solid phase crystallization (SPC) and laser-induced crystallization (LIC). As the AIC process occurs at the interface between a-Si and Al thin-films, there are various process and interface parameters. Also, it directly means that there is a certain parametric window to obtain p-Si of large grain size having uniform crystal orientation. In this article, we investigate the effect of the various process and interface parameters to obtain p-Si of large grain size and uniform crystal orientation from the literature review. We also suggest the potential use of the p-Si as a virtual substrate for the growth of various compound semiconductors in a form of low-dimension as well as thin-film as a way for their monolithic integration on Si.

Sputtering법에 의한 $BaTiO_3$ 박막의 상형성에 관한 연구 (Phase Formation of $BaTiO_3$ Thin Films by Sputtering)

  • 안재민;최덕균;김영호
    • 한국세라믹학회지
    • /
    • 제30권8호
    • /
    • pp.657-663
    • /
    • 1993
  • BaTiO3 sputtering targets of 3 inch diameter were prepared by sintering the CIP (Cold Isotatic Pressing) compacts at 136$0^{\circ}C$ for 3hrs. The apparent density and grain size were 97% and 30${\mu}{\textrm}{m}$, respectively. After BaTiO3 films were deposited on Si and Pt/Ti/SiO2/Si substrates using these targets, films were annealed at various conditions and the crystallization behavior, reaction with the substrate and the electrical properties were investigated. The films on both substrates required 5~20hrs furnace annealing for crystallization at the temperatures from $600^{\circ}C$ to 80$0^{\circ}C$. For the films on Si substrate, interaction between the film and the substrate was suppressed upt o $700^{\circ}C$ for 10 hrs and the relative dielectric constant was 30. As the annelaing temperature and time were increased, the relative dielectric constants of the films decreased due to the formation of silicate phases through the reaction with the substrate. For the BaTiO3 films on Pt/Ti/SiO2/Si substrate, the reaction with the substrate was further reduced when the annealing condition was identical to that for Si substrate, but the reaction between the layers in Pt electrode took place above $700^{\circ}C$. When the films were annealed at $600^{\circ}C$ where the stability of Pt electrode was sustained, relative dielectric constant was increased to 110 since the reaction with substrate was effectively reduced even for a longer annealing time and the crystallization was enhanced.

  • PDF