• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2002년도 하계학술대회 논문집 Vol.3 No.2
• /
• pp.834-838
• /
• 2002

In this paper, we have fabricated 4H-SiC schottky diodes utilizing a metal-oxide overlap structure for electric filed termination. The barrier height and Ideality factor were measured by current-voltage, capacitance-voltage characteristics. Schottky barrier height(SBH) were 1.41ev for Ni and 1.35eV for Pt, 1.52eV for Pt/Ti at room temperature and Pt/Ti Schottky diode exhibited Ideality factor was 1.06 to 1.4 in the range of $25^{\circ}C{\sim}200^{\circ}C$. To improve the reverse bias characteristics, an edge termination technique is employed for Pt/Ti/4H-SiC Schottky rectifiers and the device show excellent characteristics with higher blocking voltage up to 780V compared with unterminated devices.

• 대한전자공학회논문지SD
• /
• 제39권10호
• /
• pp.25-34
• /
• 2002

본 논문에서는 코발트 실리사이드가 형성된 얕은 p+-n과 n+-p 접합의 전류-전압 특성을 분석하여 silicidation에 의해 형성된 Schottky contact 면적을 구하였다. 역방향 바이어스 영역에서는 Poole-Frenkel barrier lowering 효과가 지배적으로 나타나서 Schottky contact 효과를 파악하기가 어려웠다. 그러나 Schottky contact의 형성은 순방향 바이어스 영역에서 n+-p 접합의 전류-전압 (I-V) 동작에 영향을 미치는 것으로 확인되었다. 실리사이드가 형성된 n+-p 다이오드의 누설전류 증가는 실리사이드가 형성될 때 p-substrate또는 depletion area로 코발트가 침투퇴어 Schottky contact을 형성하거나 trap들을 발생시켰기 때문이다. 분석결과 perimeter intensive diode인 경우에는 silicide가 junction area까지 침투하였으며, area intensive junction인 경우에는 silicide가 비록 공핍층이나 p-substrate까지 침투하지는 않았더라도 공핍층 근처까지 침투하여 trap들을 발생시켜 누설전류를 증가시킴을 확인하였다. 반면 p+-n 다이오드의 경우 Schottky contact이발생하지 않았고 따라서 누설전류도 증가하지 않았다. n+-p 다이오드에서 실리사이드에 의해 형성된 Schottky contact 면적은 순방향 바이어스와 역방향 바이어스의 전류 전압특성을 동시에 제시하여 유도할 수 있었고 전체 접합면적의 0.01%보다 작게 분석되었다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2000년도 추계학술대회 논문집 학회본부 C
• /
• pp.440-442
• /
• 2000

We have successfully fabricated SiC Schottky diodes using Al, Ni, Ti metallization systems. Schottky barrier height and other parameter have been measured by using I-V and C-V technique. The measured barreir heights depend on the metal and measurement techniques used. The barrier heights were 1.85eV(Al), 1.63eV(Ni), 0.97eV(Ti). The Ideality factors were 1.16(Al), 1.07(Ni), 1.05(Ti). Thermal stress tests were performed.

• 한국재료학회지
• /
• 제5권8호
• /
• pp.1020-1025
• /
• 1995

Au/Si(100) Schotty diode를 l00k~300k 온도범위에서 current voltage(I-V), capacitance-voltage(C-V)측정을 하였다. 얻어진 Schottky barrier height(SBH)갑은 실온에서 두측정값 모두 (0.79$\pm$0.02)eV 이다. 그러나 온도가 감소할수록 I-V측정에서 SBH는 선형적으로 감소하고 C-V측정에서 SBH는 온도에 따른 변화가 관찰되지 않았다. 이것은 낮은 온도에서 열이온 방출 이론을 따르지 않는다는 것을 나타낸다. 이것으로 재결합 전류를 고려하여 계산해 본 결과 I-V에서도 SBH의 변화가 관찰되지 않으므로 C-V측정과 일치됨을 보았다. 이런 상반된 결과를 가져오는 이유는 전류수송현상이 온도에 따라 변화하므로 생긴 것임을 알 수 있었다.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 1999년도 하계학술대회 논문집 F
• /
• pp.2568-2571
• /
• 1999

Recently, new trend in telecommunication device is to apply low voltage, about 3.3V-1.5V. However, it is undesirable in view of high efficiency and power desity which is the most important requirement in the distributed power system. Rectification loss in the output stage in on-board converter for distributed power system are constrained to obtain high efficience at low output voltage power suppies. This paper is investigated conduction power loss in synchronouss rectifier with a parallel -connected Schottky Barrier Diode(SBD). Conduction losses are calculated for both MOSFET and SBD respectively. The SBD conduction power loss dissipates more than the MOSFET rectifier conduction power loss.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2009년도 춘계학술대회 논문집
• /
• pp.21-22
• /
• 2009

We proposed circular AlGaN/GaN schottky barrier diode, which has no mesa structure near the current path. Proposed device showed low leakage current of 10 nA/mm at -100 V while that of the rectangular device was 34 nA/mm at the same condition. Proposed circular AlGaN/GaN SBD showed high forward current of 88.61 mA at 3.5 V while that of the conventional device was 14.1 mA at the same condition.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2013년도 제44회 동계 정기학술대회 초록집
• /
• pp.600-600
• /
• 2013

We have fabricated Cr nanodot Schottky diodes utilizing AAO templates formed on n-Si substrates. Three different sizes of Cr nanodots (about 75.0, 57.6, and 35.8 nm) were obtained by controlling the height of the AAO template. Cr nanodot Schottky diodes showed a rectifying behavior with low SBHs of 0.17~0.20 eV and high ideality factors of 5.6~9.2 compared to those for the bulk diode. Also, Cr nanodot Schottky diodes with smaller diameters yield higher current densities than those with larger diameters. These electrical behaviors can be explained by both Schottky barrier height (SBH) lowering effects and enhanced tunneling current due to the nanoscale size of the Schottky contact. Also, we have fabricated Cr-Si nanorod Schottky diodes with three different lengths (130, 220, and 330 nm) by dry etching of n-Si substrate. Cr-Si nanorod Schottky diodes with longer nanorods yield higher reverse current than those with shorter nanorods due to the enhanced electric field, which is attributed to a high aspect ratio of Si nanorod.

• 센서학회지
• /
• 제14권2호
• /
• pp.96-100
• /
• 2005

The planar Schottky diodes were fabricated and modeled to probe the device applicability of the cracked GaN epitaxial layer on a (111) silicon substrate. On the unintentionally n-doped GaN grown on silicon, we deposited Ti/Al/Ni/Au as the ohmic metal and Pt as the Schottky metal. The ohmic contact achieved a minimum contact resistivity of $5.51{\times}10.5{\Omega}{\cdot}cm^{2}$ after annealing in an $N_{2}$ ambient at $700^{\circ}C$ for 30 sec. The fabricated Schottky diode exhibited the barrier height of 0.7 eV and the ideality factor was 2.4, which are significantly lower than those parameters of crack free one. But in photoresponse measurement, the diode showed the peak responsivity of 0.097 A/W at 300 nm, the cutoff at 360 nm, and UV/visible rejection ratio of about $10^{2}$. The SPICE(Simulation Program with Integrated Circuit Emphasis) simulation with a proposed model, which was composed with one Pt/GaN diode and three parasitic diodes, showed good agreement with the experiment.

• 한국전기전자재료학회논문지
• /
• 제18권10호
• /
• pp.877-882
• /
• 2005

In order to fabricate a high breakdown SiC-SBD (Schottky barrier diode), we investigate an effect on metal guard ring (MGR) in breakdown characteristics of the SiC-SBD. The breakdown characteristics of MGR-type SiC-SBD is significantly dependent on both the guard ring metal and the alloying time of guard ring metal. The breakdown characteristics of MGR-type SiC-SBDs are essentially improved as the alloying time of guard ring metal is increased. The SiC-SBD without MGR shows less than 200 V breakdown voltage, while the SiC-SBD with Al MGR shows approximately 700 V breakdown voltage. The improvement in breakdown characteristics is attributed to the field edge termination effect by the MGR, which is similar to an implanted guard ring-type SiC-SBD. There are two breakdown origins in the MGR-type SiC-SBD. One is due to a crystal defects, such as micropipes and stacking faults, in the Epi-layers and the SiC substrate, and occurs at a lower electric field. The other is due to the destruction of guard ring metal, which occurs at a higher electric field. The demolition of guard ring metal is due to the electric field concentration at an edge of Schottky contact metal.

• 전자공학회논문지
• /
• 제53권7호
• /
• pp.11-16
• /
• 2016

탄화규소(Silicon Carbide)는 와이드 밴드 갭 물질로써 실리콘(Si)에 비해 고전력, 고주파, 고온 소자용 반도체 물질로서 각광받고 있다. 탄화규소를 이용하여 만든 반도체 소자 중 특히 쇼트키 배리어 다이오드는 현재 가장 많이 사용되는 전력반도체 소자로써 스위칭 속도가 매우 빠르고 낮은 온저항 특성을 가지는 소자이다. 하지만 컨텍 엣지에서의 전계집중으로 인해 항복전압이 낮아지는 단점이 있다. 이를 해결하기 위해 다양한 엣지 터미네이션 기술이 제안되고 있는데, 본 논문에서는 최적의 항복전압을 갖기 위한 이중 필드 플레이트(Double Field Plate) 소자 구조를 제안하였다. 측정결과 제작한 소자는 온저항을 유지한 채 38% 향상된 항복전압을 나타내었다. 제안한 소자 특성 검증을 위해 소자를 설계 및 제작한 후 전기적 특성을 측정하였으며, 이중 필드 플레이트 구조는 길이와 두께가 서로 다른 필드 플레이트를 겹쳐 올림으로써 구현하였다.