• Journal of the Semiconductor & Display Technology
• /
• v.5 no.2 s.15
• /
• pp.11-14
• /
• 2006

A new reset waveform with negative ramp pulse is proposed. Conventional reset waveform applied to the commercial PDP uses a positive ramp pulse. The reset waveforms, especially focused on ramp area, were examined with 2 dimensional fluid code. The proposed negative reset waveform showed much lower ignition voltage ($\sim$70V) as compared with the conventional reset waveform. When the negative ramp pulse was applied, all of the positive-charged ions are collected on the scan electrode. It is found that the ignition voltage of reset discharge due to the negative ramp pulse became lower than that of positive ramp discharge.

• Proceedings of the Korean Society Of Semiconductor Equipment Technology
• /
• 2006.05a
• /
• pp.139-144
• /
• 2006

일반적인 PDP 에 적용된 ADS 방식에서 Reset 파형은 ON/OFF Cell 을 초기화 시켜주고 Wall charge를 쌓아줌으로써 낮은 Address 전압으로도 구동을 가능하게 해준다. 기존의 Reset 파형은 Positive ramp pulse를 이용하여 구현하고 있으나 본 논문은 Negative ramp pulse가 적용된 새로운 Reset 파형을 제안하고자 한다. 2-Dimensional fluid simulation code를 이용하여 Ramp부분에 초점을 맞춰 Reset파형을 분석했으며 제안된 Negative ramp reset 파형은 기존의 Positive ramp reset 파형보다 70V가 낮은 전압에서 방전이 발생되는 것을 확인했다. Negative ramp pulse를 적용됐을 경우, Positive ion들이 모두 Negative ramp pulse가 인가된 Scan전극으로 모이는 현상 때문에 기존 Reset파형에 의한 방전일 때보다 낮은 전압에서의 초기방전을 발생시키므로 Reset에 소요되는 시간과 전압을 감소시킬 수 있다.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.609-612
• /
• 2002

A new reset waveform is proposed for reducing the reset period. A square pulse is applied to the address electrode while reset pulse ramps and before a discharge between the sustain electrodes occurs. The square pulse induces a discharge between the address electrode and the X electrode, and the induced wall charge is opposite to the applied ramp pulse. Thus, the next discharge between the sustain electrodes becomes weaker. The weaker discharge lowers background luminance and improves contrast ratio. Thus, the new reset waveform can reduce ramp up time in the ramp reset waveform The experimental results show that the ramp up time can be reduced by about 90% compared with the conventional ramp reset waveform.

• Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
• /
• 2000.04a
• /
• pp.159-161
• /
• 2000

After the square type reset pulse, the condition of remaining wall charge has been experimentally investigated in AC-PDP with VDS (Versatile Driving Simulator) system, in which arbitrary driving waveform and sequence can be used. After the self-discharge process, almost wall charges are eliminated. But some wall charges are not and its quantity is dependent on the voltage of the reset pulse. When the voltage of the reset pulse is growing, its quantity is decreased. But if the voltage of the reset pulse is above 300V, the wall voltage due to remaining wall charge is constant and its value is found out 6V. Also it is found that its polarity is always same with the one made by the reset pulse. It means that the polarity is not changed by the self-discharge.

• 한국정보디스플레이학회:학술대회논문집
• /
• 2002.08a
• /
• pp.199-202
• /
• 2002

In general, the background light produced during the reset period deteriorates the dark room contrast ratio in AC PDP. In this paper, we propose a modified ramp reset pulse that can reduce the background light to imperceptible level. In the new reset waveform, the discharges between the scan and sustain electrodes are minimized by applying a positive bias voltage to the sustain electrode and only the weak discharges between the scan and address electrodes occur during the reset period. We adopted a MgO coated phosphor layer to get the same level of voltage margin in the new reset pulse scheme compared to that of the conventional ramp reset pulse one. As a result, the voltage margin is maintained at the same level and the dark room contrast ratio is improved dramatically.

• The Transactions of The Korean Institute of Electrical Engineers
• /
• v.56 no.12
• /
• pp.2189-2195
• /
• 2007

In this paper, we propose a newly developed selective reset waveform of a ac PDP using the wide erase pulse technique with the control of address bias voltage. Although it is generally understood that the wide pulse erasing methode shows the narrow driving margin in an opposite discharge type ac PDP, we could obtain a moderate driving margin in a 3-electrode surface discharge type ac PDP. The obtained driving margin shows a strong dependency on the sustain voltage and the address bias voltage. The lower the sustain and the address bias voltage, the wider the driving margin. The pulse width of the proposed waveform is only $10{\mu}s$, which gives additional time to the sustain period, hence increases the brightness. The brightness and contrast ratio increase about 20% together comparing to the conventional ramp type selective reset waveform with the driving scheme of 10 subfield ADS method. The driving margin was measured with the line by line addressed pattern on the white test panel of 2inch diagonal size and the discharge gas was Ne+Xe4%, 400torr.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.3 no.2
• /
• pp.83-88
• /
• 2003

The reset operation of a CCD image sensor was improved using charge trapping of a MOS structure to realize a loe voltage driving. A DC bias generating circuit was added to the reset structure which sets reference voltage and holds the signal charge to be detected. The generated DC bias is added to the reset pulse to give an optimized voltage margin to the reset operation, and is controlled by adjustment of the threshold voltage of a MOS transistor in the circuit. By the pulse-type stress voltage applied to the gate, the electrons and holes were injected to the gate dielectrics, and the threshold voltage could be adjusted ranging from 0.2V to 5.5V, which is suitable for controlling the incomplete reset operation due to the process variation. The charges trapped in the silicon nitride lead to the positive and negative shift of the threshold voltage, and this phenomenon is explained by Poole-Frenkel conduction and Fowler-Nordheim conduction. A CCD image sensor with $492(H){\;}{\times}{\;}510(V)$ pixels adopting this structure showed complete reset operation with the driving voltage of 3.0V. The resolution chart taken with the image sensor shows no image flow to the illumination of 30 lux, even in the driving voltage of 3.0V.

• JSTS:Journal of Semiconductor Technology and Science
• /
• v.14 no.5
• /
• pp.625-631
• /
• 2014

We propose a compact power-on reset circuit consisting of a switched capacitor, a capacitor, and a Schmitt trigger inverter. A switched capacitor working with a clock signal charges the capacitor. Thus, the voltage across the capacitor is increased toward the supply voltage. The circuit provides a reset pulse until the voltage across the capacitor reaches the high threshold voltage of the Schmitt trigger inverter. The proposed circuit is simple, compact, has no static power consumption, and works for a wide range of power-on rising times. Furthermore, the clock signal is available while the reset pulse is activated. The proposed circuit works for up to 6 s of power-on rising time, and occupies a $60{\times}30{\mu}m^2$ active area.

• Proceedings of the KIEE Conference
• /
• 2002.07c
• /
• pp.1636-1639
• /
• 2002

We proposed the new reset waveform for reducing reset period. The square pulse is applied to the address electrode when the ramp pulse increases before a discharge occurs between sustain electrodes. If the discharge occurs between address electrode and X electrode, the wall charge is reversely accumulated between sustain electrodes compared with the applying voltage before the discharge occurs between sustain electrodes. So the next discharge more weakly occurs between sustain electrodes. If the more weak discharge is obtained, it can make the low background luminance and the high contrast ratio and reduce ramp up time in the ramp reset waveform.

• Proceedings of the KIEE Conference
• /
• 2007.07a
• /
• pp.1391-1392
• /
• 2007

A selective reset waveform which can improve the dark room contrast ratio in a large sustain gap structure is suggested in this paper. When conventional selective reset discharge is performed, frequent unexpected misfiring happens because of high Vxb and much quantity of negative wall charge formed on Y electrode during final sustain period. The misfiring between sustain electrode and address electrode can be removed by lowering Vxb value and the misfiring between address electrode and scan electrode can be prevented by applying last sustain pulse of 40us and rectangular pulse of Vscan on Y electrode. When the selective reset waveform has one time reset per 8 subfields, black luminance of 1.55 cd/m2 can be obtained without any misfiring.