• 제목/요약/키워드: Reference generator

검색결과 314건 처리시간 0.024초

스마트 사물인터넷 기기용 저리플 방식의 스텝다운 컨버터 분석 (Analysis of Step-Down Converter with Low Ripple for Smart IoT Devices)

  • 김다솔;알라딘;구진선;쿠마르;송한정
    • 한국산업융합학회 논문집
    • /
    • 제24권5호
    • /
    • pp.641-644
    • /
    • 2021
  • Wearable devices and IoT are being utilized in various fields, where all systems are developing in the direction of multi-functionality, low power consumption, and high speed. In this paper, we propose a DC -DC Step-down C onverter for IoT smart devices. The proposed DC -DC Step-down converter is composed of a control block of the power supply stage. It also consists of an overheat protection circuit, under-voltage protection circuit, an overvoltage protection circuit, a soft start circuit, a reference voltage circuit, a lamp generator, an error amplifier, and a hysteresis comparator. The proposed DC-DC converter was designed and fabricated using a Magnachip / Hynix 180nm CMOS process, 1-poly 6-metal, the measured results showed a good match with the simulation results.

Few-Shot Image Synthesis using Noise-Based Deep Conditional Generative Adversarial Nets

  • Msiska, Finlyson Mwadambo;Hassan, Ammar Ul;Choi, Jaeyoung;Yoo, Jaewon
    • 스마트미디어저널
    • /
    • 제10권1호
    • /
    • pp.79-87
    • /
    • 2021
  • In recent years research on automatic font generation with machine learning mainly focus on using transformation-based methods, in comparison, generative model-based methods of font generation have received less attention. Transformation-based methods learn a mapping of the transformations from an existing input to a target. This makes them ambiguous because in some cases a single input reference may correspond to multiple possible outputs. In this work, we focus on font generation using the generative model-based methods which learn the buildup of the characters from noise-to-image. We propose a novel way to train a conditional generative deep neural model so that we can achieve font style control on the generated font images. Our research demonstrates how to generate new font images conditioned on both character class labels and character style labels when using the generative model-based methods. We achieve this by introducing a modified generator network which is given inputs noise, character class, and style, which help us to calculate losses separately for the character class labels and character style labels. We show that adding the character style vector on top of the character class vector separately gives the model rich information about the font and enables us to explicitly specify not only the character class but also the character style that we want the model to generate.

Structural integrity assessment procedure of PCSG unit block using homogenization method

  • Gyogeun Youn;Wanjae Jang;Youngjae Jeon;Kang-Heon Lee;Gyu Mahn Lee;Jae-Seon Lee;Seongmin Chang
    • Nuclear Engineering and Technology
    • /
    • 제55권4호
    • /
    • pp.1365-1381
    • /
    • 2023
  • In this paper, a procedure for evaluating the structural integrity of the PCSG (Printed Circuit Steam Generator) unit block is presented with a simplified FE (finite element) analysis technique by applying the homogenization method. The homogenization method converts an inhomogeneous elastic body into a homogeneous elastic body with same mechanical behaviour. This method is effective when the inhomogeneous elastic body has repetitive microstructures, and thus the method was applied to the sheet assembly among the PCSG unit block components. From the method, the homogenized equivalent elastic constants of the sheet assembly were derived. The validity of the determined material properties was verified by comparing the mechanical behaviour with the reference model. Thermo-mechanical analysis was then performed to evaluate the structural integrity of the PCSG unit block, and it was found that the contact region between the steam header and the sheet assembly is a critical point where large bending stress occurs due to the temperature difference.

바람-파랑 오정렬과 요 오차가 15 MW급 부유식 해상풍력터빈의 출력 성능과 동적 응답에 미치는 영향 (Effect of Wind-Wave Misalignment and Yaw Error on Power Performance and Dynamic Response of 15 MW Floating Offshore Wind Turbine)

  • 이상원;김성건;김범석
    • 신재생에너지
    • /
    • 제20권2호
    • /
    • pp.26-34
    • /
    • 2024
  • Floating offshore wind turbines (FOWTs) have been developed to overcome large water depths and leverage the abundant wind resource in deep seas. However, wind-wave misalignment can occur depending on the weather conditions, and most megawatt (MW)-class turbines are horizontal-axis wind turbines subjected to yaw errors. Therefore, the power performance and dynamic response of super-large FOWTs exposed simultaneously to these external conditions must be analyzed. In this study, several scenarios combining wind-wave misalignment and yaw error were considered. The IEA 15 MW reference FOWT (v1.1.2) and OpenFAST (v3.4.1) were used to perform numerical simulations. The results show that the power performance was affected more significantly by the yaw error; therefore, the generator power reduction and variability increased significantly. However, the dynamic response was affected more significantly by the wind-wave misalignment increased; thus, the change in the platform 6-DOF and tower loads (top and base) increased significantly. These results can be facilitate improvements to the power performance and structural integrity of FOWTs during the design process.

72.5 kV 풍력 발전용 Dry-air Switchgear의 절연 특성 (Insulation Characteristics of Dry-air Insulated Switchgear for 72.5 kV Wind Power Generation)

  • 양찬희;오진석;박희태;김영일
    • 풍력에너지저널
    • /
    • 제15권2호
    • /
    • pp.5-9
    • /
    • 2024
  • This paper describes the insulation breakdown characteristics of 72.5 kV dry-air insulated switchgear under development for installation in a wind power generator when a lightning impulse voltage is applied. For this study, the weak point of insulation due to the electric field concentration of the switchgear's internal shape was identified by finite element method (FEM) analysis, and the shape was actually simulated to measure and analyze the polarity of the lightning impulse voltage and the insulation breakdown characteristics according to the gas pressure at dry-air pressures of 0.1 Mpa to 0.45 Mpa. This study derives the maximum electric field with a 50 % discharge probability for each switchgear internal insulation vulnerable point based on the actual test and electrical simulation, which will be useful as reference data for supplementing and changing insulation design in the future.

High-Bandwidth DRAM용 온도 및 전원 전압에 둔감한 1Gb/s CMOS Open-Drain 출력 구동 회로 (A Temperature- and Supply-Insensitive 1Gb/s CMOS Open-Drain Output Driver for High-Bandwidth DRAMs)

  • 김영희;손영수;박홍준;위재경;최진혁
    • 대한전자공학회논문지SD
    • /
    • 제38권8호
    • /
    • pp.54-61
    • /
    • 2001
  • High-bandwidth DRAM을 위해 1Gb/s의 데이터 전송률까지 동작하고 그 출력 전압 스윙이 온도와 전원 전압(VDD) 변동에 무관한 CMOS open-drain 출력 구조 회로를 설계하였다. 출력 구동 회로는 여섯 개의 binary-weighted NMOS 트랜지스터로 구성되는데, 이 여섯 개 중에서 ON시킬 current control register의 내용은 추가 호로 없이 DRAM 칩에 존재하는 auto refresh 신호를 이용하여 새롭게 수정하였다. Auto refresh 시간 구간동안 current control register를 수정하는데, 이 시간 구간동안 부궤환 (negative feedback) 동작에 의해 low level 출력 전압($V_OL$)이 저전압 밴드갭 기준전압 발생기(bandgap reference voltage generator)에 의해서 만들어진 기준전압($V_{OL.ref}$)과도 같도록 유지된다. 테스트 칩은 1Gb/s의 데이터 전송률까지 성공적으로 동작하였다. 온도 $20^{\circ}C$~$90^{\circ}C$, 전원 전압 2.25V~2.75V영역에서 최악의 경우 제안된 출력 구동 회로의 $V_{OL.ref}$$V_OL$의 변동은 각각 2.5%와 725%로 측정된 반면, 기존의 출력 구동 회로의 $V_OL$의 변동은 같은 온도의 전원 접압의 영역에 대해 24%로 측정되었다.

  • PDF

CCD 이미지 센서용 Power Management IC 설계 (A Design of Power Management IC for CCD Image Sensor)

  • 구용서;이강윤;하재환;양일석
    • 전기전자학회논문지
    • /
    • 제13권4호
    • /
    • pp.63-68
    • /
    • 2009
  • 본 논문에서는 CCD 이미지 센서용 PMIC를 제안한다. CCD 이미지 센서는 온도에 민감하다. 일반적으로 낮은 효율을 갖는 PMIC에 의해 열이 발생된다. 발생된 열은 CCD 이미지 센서의 성능에 영향을 미치므로 높은 효율을 갖는 PMIC를 사용함으로써 최소화 시켜야 한다. 고효율의 PMIC개발을 위해 입력단은 동기식 step down DC-DC컨버터로 설계하였다. 제안한 PMIC의 입력범위는 5V~15V이고 PWM 제어방식을 사용하였다. PWM 제어회로는 삼각파 발생기, 밴드갭 기준 전압회로, 오차 증폭기, 비교기로 구성된다. 삼각파 발생기는 1.2MHz의 발진 주파수를 가지며, 비교기는 2단 연산 증폭기로 설계되었다. 오차 증폭기는 40dB의 DC gain과 $77^{\circ}$ 위상 여유를 갖도록 설계하였다. step down DC-DC 컨버터의 출력은 Charge pump의 입력으로 연결된다. Charge pump의 출력은 PMIC의 출력단인 LDO의 입력으로 연결된다. PWM 제어회로와 Charge pump 그리고 LDO로 구성된 PMIC는 15V, -7.5V, 5V, 3.3V의 출력전압을 갖는다. 제안한 PMIC는 0.35um 공정으로 설계하였다.

  • PDF

The New X-ray Induced Electron Emission Spectrometer

  • Yu.N.Yuryev;Park, Hyun-Min;Lee, Hwack-Ju;Kim, Ju-Hwnag;Cho, Yang-Ku;K.Yu.Pogrebitsky
    • 한국결정학회:학술대회논문집
    • /
    • 한국결정학회 2002년도 정기총회 및 추계학술연구발표회
    • /
    • pp.5-6
    • /
    • 2002
  • The new spectrometer for X-ray Induced Electron Emission Spectroscopy (XIEES) .has been recently developed in KRISS in collaboration with PTI (Russia). The spectrometer allows to perform research using the XAFS, SXAFS, XANES techniques (D.C.Koningsberger and R.Prins, 1988) as well as the number of techniques from XIEES field(L.A.Bakaleinikov et all, 1992). The experiments may be carried out with registration of transmitted through the sample x-rays (to investigate bulk samples) or/and total electron yield (TEY) from the sample surface that gives the high (down to several atomic mono-layers in soft x-ray region) near surface sensitivity. The combination of these methods together give the possibility to obtain a quantitative information on elemental composition, chemical state, atomic structure for powder samples and solids, including non-crystalline materials (the long range order is not required). The optical design of spectrometer is made according to Johannesson true focusing schematics and presented on the Fig.1. Five stepping motors are used to maintain the focusing condition during the photon energy scan (crystal angle, crystal position along rail, sample goniometer rail angle, sample goniometer position along rail and sample goniometer angle relatively of rail). All movements can be done independently and simultaneously that speeds up the setting of photon energy and allows the using of crystals with different Rowland radil. At present six curved crystals with different d-values and one flat synthetic multilayer are installed on revolver-type monochromator. This arrangement allows the wide range of x-rays from 100 eV up to 25 keV to be obtained. Another 4 stepping motors set exit slit width, sample angle, channeltron position and x-ray detector position. The differential pumping allows to unite vacuum chambers of spectrometer and x-ray generator avoiding the absorption of soft x-rays on Be foil of a window and in atmosphere. Another feature of vacuum system is separation of walls of vacuum chamber (which are deformed by the atmospheric pressure) from optical elements of spectrometer. This warrantees that the optical elements are precisely positioned. The detecting system of the spectrometer consists of two proportional counters, one scintillating detector and one channeltron detector. First proportional counter can be used as I/sub 0/-detector in transmission mode or by measuring the fluorescence from exit slit edge. The last installation can be used to measure the reference data (that is necessary in XANES measurements), in this case the reference sample is installed on slit knife edge. The second proportional counter measures the intensity of x-rays transmitted through the sample. The scintillating detector is used in the same way but on the air for the hard x-rays and for alignment purposes. Total electron yield from the sample is measured by channeltron. The spectrometer is fully controlled by special software that gives the high flexibility and reliability in carrying out of the experiments. Fig.2 and fig.3 present the typical XAFS spectra measured with spectrometer.

  • PDF

PMIC용 Zero Layer FTP Memory IP 설계 (Design of Zero-Layer FTP Memory IP)

  • 하윤규;김홍주;하판봉;김영희
    • 한국정보전자통신기술학회논문지
    • /
    • 제11권6호
    • /
    • pp.742-750
    • /
    • 2018
  • 본 논문에서는 $0.13{\mu}m$ BCD 공정 기반에서 5V MOS 소자만 사용하여 zero layer FTP 셀이 가능하도록 하기 위해 tunnel oxide 두께를 기존의 $82{\AA}$에서 5V MOS 소자의 gate oxide 두께인 $125{\AA}$을 그대로 사용하였고, 기존의 DNW은 BCD 공정에서 default로 사용하는 HDNW layer를 사용하였다. 그래서 제안된 zero layer FTP 셀은 tunnel oxide와 DNW 마스크의 추가가 필요 없도록 하였다. 그리고 메모리 IP 설계 관점에서는 designer memory 영역과 user memory 영역으로 나누는 dual memory 구조 대신 PMIC 칩의 아날로그 회로의 트리밍에만 사용하는 single memory 구조를 사용하였다. 또한 BGR(Bandgap Reference Voltage) 발생회로의 start-up 회로는 1.8V~5.5V의 전압 영역에서 동작하도록 설계하였다. 한편 64비트 FTP 메모리 IP가 power-on 되면 internal reset 신호에 의해 initial read data를 00H를 유지하도록 설계하였다. $0.13{\mu}m$ Magnachip 반도체 BCD 공정을 이용하여 설계된 64비트 FTP IP의 레이아웃 사이즈는 $485.21{\mu}m{\times}440.665{\mu}m$($=0.214mm^2$)이다.

정지궤도 위성의 탑재 궤도 생성 알고리듬 개발 (Development of Onboard Orbit Generation Algorithm for GEO Satellite)

  • 임조령;박봉규;박영웅;최홍택
    • 항공우주기술
    • /
    • 제13권2호
    • /
    • pp.7-17
    • /
    • 2014
  • 본 기술논문은 정지궤도위성의 탑재 궤도 생성 알고리듬 개발에 대하여 다루고 있다. 정지궤도위성 실시간 궤도 생성에 사용되었던 기존 알고리듬의 정밀도를 향상시키기 위한 연구 결과를 제시하였다. 여기서 제시한 알고리듬을 토대로 궤도 오차 요인들의 영향성 분석을 수행하였다. 분석 결과, 초기 궤도 결정 오차가 50 m 이내이고, 지상시스템과 탑재 컴퓨터에서 사용되는 위성위치각 (sidereal oscillator) 오차가 ${\pm}0.0025deg$ 이내로 유지되어야만 궤도 요구조건을 만족함을 알 수 있었다. 본 알고리듬에 대한 탑재코드 개발이 이루어졌으며, 소프트웨어 기반 검증 시뮬레이터를 사용한 성능 검증이 수행되고 있다.