A Design of Power Management IC for CCD Image Sensor

CCD 이미지 센서용 Power Management IC 설계

  • Koo, Yong-Seo (Electronics and Electrical Engineering, Dankook University) ;
  • Lee, Kang-Yoon (Department of Electronics Engineering, Seokyeung University) ;
  • Ha, Jae-Hwan (Department of Electronics Engineering, Seokyeung University) ;
  • Yang, Yil-Suk (Electronics and Telecommunications Research Institute)
  • Received : 2009.12.08
  • Published : 2009.12.30

Abstract

The power management integrated circuit(PMIC) for CCD image sensor is presented in this study. A CCD image sensor is very sensitive against temperature. The temperature, that is heat, is generally generated by the PMIC with low efficiency. Since the generated heat influences performance of CCD image sensor, it should be minimized by using a PMIC which has a high efficiency. In order to develop the PMIC with high efficiency, the input stage is designed with synchronous type step down DC-DC converter. The operating range of the converter is from 5V to 15V and the converter is controlled using PWM method. The PWM control circuit consists of a saw-tooth generator, a band-gap reference circuit, an error amplifier and a comparator circuit. The saw-tooth generator is designed with 1.2MHz oscillation frequency. The comparator is designed with the two stages OP Amp. And the error amplifier has 40dB DC gain and $77^{\circ}$ phase margin. The output of the step down converter is connected to input stage of the charge pump. The output of the charge pump is connected to input of the LDO which is the output stage of the PMIC. Finally, the PMIC, based on the PWM control circuit and the charge pump and the LDO, has output voltage of 15V, -7.5V, 3.3V and 5V. The PMIC is designed with a 0.35um process.

본 논문에서는 CCD 이미지 센서용 PMIC를 제안한다. CCD 이미지 센서는 온도에 민감하다. 일반적으로 낮은 효율을 갖는 PMIC에 의해 열이 발생된다. 발생된 열은 CCD 이미지 센서의 성능에 영향을 미치므로 높은 효율을 갖는 PMIC를 사용함으로써 최소화 시켜야 한다. 고효율의 PMIC개발을 위해 입력단은 동기식 step down DC-DC컨버터로 설계하였다. 제안한 PMIC의 입력범위는 5V~15V이고 PWM 제어방식을 사용하였다. PWM 제어회로는 삼각파 발생기, 밴드갭 기준 전압회로, 오차 증폭기, 비교기로 구성된다. 삼각파 발생기는 1.2MHz의 발진 주파수를 가지며, 비교기는 2단 연산 증폭기로 설계되었다. 오차 증폭기는 40dB의 DC gain과 $77^{\circ}$ 위상 여유를 갖도록 설계하였다. step down DC-DC 컨버터의 출력은 Charge pump의 입력으로 연결된다. Charge pump의 출력은 PMIC의 출력단인 LDO의 입력으로 연결된다. PWM 제어회로와 Charge pump 그리고 LDO로 구성된 PMIC는 15V, -7.5V, 5V, 3.3V의 출력전압을 갖는다. 제안한 PMIC는 0.35um 공정으로 설계하였다.

Keywords

References

  1. 문현찬, "이미지센서 (CCD, CMOS) 기술 및 시장 동향", 전자정보센터
  2. 김희준, "스위치 모드 파워 서플라이" 성인당, 3p-61p
  3. Atsuo Fukui,, "Design Consideration for a 2 MHz Snchronous Buck Converter in CMOS", Proceedings of 2004 International Symposium on Power Semiconductor Devices & ICs, WSI-7
  4. Sanjaya Maniktala, "Switching Power Supplies A to Z" Newness, 61p-234p
  5. Baker, "CMOS Circuit Design and layout", Wiley, 542p-548p, 745p-772p
  6. Feng Pan, "Charge Pump Circuit Design", McGrawHill, 1p-118p
  7. John F. Dickson, "On-Chip High-Voltage Generation in NMOS Integrated Circuits Using An Improved Voltage Multiplier Technique", IEEE Journal of solid state circuits https://doi.org/10.1109/JSSC.1976.1050739
  8. Bang.S. Lee, "Technical Review of Low Dropout Voltage Regulator Operation and Performance", Texas instruments application report