• 제목/요약/키워드: Receiver architecture

검색결과 217건 처리시간 0.026초

Generalized Self Spread-Spectrum Communications with Turbo Soft Despreading and Decoding

  • Tomasin Stefano;Veronesi Daniele
    • Journal of Communications and Networks
    • /
    • 제8권3호
    • /
    • pp.267-274
    • /
    • 2006
  • Self-spreading (SSP) is a spread spectrum technique where the spreading sequence is generated from data bits. Although SSP allows communications with low probability of interception by unintended receivers, despreading by the intended receiver is prone to error propagation. In this paper, we propose both a new transmitter and a new receiver based on SSP with the aim to a) reduce error propagation and b) increase the concealment of the transmission. We first describe a new technique for the generation of SSP spreading sequence, which generalizes SSPs of existing literature. We include also coding at the transmitter, in order to further reduce the effects of error propagation at the receiver. For the receiver, we propose a turbo architecture based on the exchange of information between a soft despreader and a soft-input soft-output decoder. We design the despreader in order to fully exploit the information provided by the decoder. Lastly, we propose a chip decoder that extracts the information on data bits contained in the spreading sequence from the received signal. The performance of the proposed scheme is evaluated and compared with existing spread-spectrum systems.

레이더 신호 탐지용 디지털수신기 개발 (Development of a Digital Receiver for Detecting Radar Signals)

  • 차민연;최혁재;김성훈;문병진;김재윤;이종현
    • 한국군사과학기술학회지
    • /
    • 제22권3호
    • /
    • pp.332-340
    • /
    • 2019
  • Electronic warfare systems are needed to be advantageous in the modern war. Many radar threat signals with various frequency spectrums and complicated techniques exist. For detecting the threats, a receiver with wide and narrow-band digital processing is needed. To process a wide-band searching mode, a polyphase filter bank has become the architecture of choice to efficiently detect threats. A polyphase N-path filter aligns the re-sampled time series in each path, and a discrete Fourier transform aligns phase and separates the sub-channel baseband aliases. Multiple threats and CW are detected or rejected when the signals are received in different sub-channels. And also, to process a narrow-band precision mode, a direct down converter is needed to reduce aliasing by using a decimation filter. These digital logics are designed in a FPGA. This paper shows how to design and develop a wide and narrow-band digital receiver that is capable to detect the threats.

cdma2000 시스템용 레이크 수신기에서의 심볼 정렬 및 컴바이닝 기법 (Symbol Timing Alignment and Combining Technique in Rake Receiver for cdma2000 Systems)

  • 이성주;김재석;어익수;김경수
    • 대한전자공학회논문지TC
    • /
    • 제39권1호
    • /
    • pp.34-41
    • /
    • 2002
  • 기존의 IS-95 시스템에서는 다중경로 신호의 컴바이닝을 위해 레이크 수신기의 각 핑거에 시간 정렬 버퍼(time-deskew buffer or FIFO)를 사용하였다. IS-95 시스템의 경우, 단일 반송파를 사용하여 핑거의 수가 작고 확산 이득도 크기 때문에, 버퍼의 수와 크기가 작아서 기존 방식으로 설계해도 크게 문제가 되지않았다. 그러나, cdma2000 시스템에서는 고속의 데이터를 다중 반송파에 분할하여 보내고 확산 이득도 매우 작기 때문에, FIFO의 수와 크기는 매우 커지고 버퍼의 하드웨어 복잡도가 증가하여 설계의 큰 걸림돌이 된다. 따라서, 본 논문에서는 cdma2000 시스템용 레이크 수신기에서 FIFO의 수를 줄이기 위해, 심볼 정렬과 컴바이닝을 동시에 수행할 수 있는 새로운 심볼 정렬 및 컴바이닝 기법을 제안하고자 한다. 레이크 수신기당 3개의 핑거를 사용하는 경우, 제안된 방식은 기존 방식 보다 버퍼의 하드웨어 복잡도를 약 60% 이상 줄일 수 있고, 4개의 핑거를 사용하는 경우에는 약 70%이상을 줄일 수 있다. 더욱이, 제안된 알고리듬은 핑거의 수에 상관없이 복조하고자 하는 채널당 1개의 FIFO 레지스터를 사용하기 때문에, 성능향상을 위해 많은 수의 핑거를 사용하는 시스템에도 매우 효율적이다.

Technology trends in direct conversion receivers

  • Lee, Sang-Gug;Vladimir Krizhanovskii
    • 전자공학회지
    • /
    • 제29권9호
    • /
    • pp.48-67
    • /
    • 2002
  • Basic introduction to direct conversion architecture was given in comparison with heterodyne one. Principal difficulties in implementation of direct conversion receiver were presented, current state of research in this field and classified, on the basis of extensive analysis of published materials.

  • PDF

The CDMA Mobile System Architecture

  • Shin, Sung-Moon;Lee, Hun;Han, Ki-Chul
    • ETRI Journal
    • /
    • 제19권3호
    • /
    • pp.98-115
    • /
    • 1997
  • The architecture of the CDMA mobile system (CMS) is developed based on three function groups - service resource, service control, and service management groups. In this paper, the CMS architecture is discussed from the point of view of implementing these functions. The variable length packets are used for transmission. The synchronization clock signals are derived form the GPS receiver. The open loop and closed loop techniques are used for the power control. The internationally accepted signaling and network protocols are employed. The call control for the primary services in designed to provide efficient mobile telecommunication services. The softer handoff is implemented in one card. The mobile assisted handoff and the network assisted handoff are employed in the soft and hard handoffs. The authentication is based on the secret data which includes random numbers. The management functions, which include the location management, resource management, cell boundary management and OAM management, are implemented to warrant the system efficiency, maximum capacity and high reliability. The architecture ensures that the CMS is flexible and expandable to provide subscribers with economic and efficient system configuration. The dynamic power control, adaptive channel allocation. and dynamic cell boundary management are recommended for future work.

  • PDF

Architecture Design for Maritime Centimeter-Level GNSS Augmentation Service and Initial Experimental Results on Testbed Network

  • Kim, Gimin;Jeon, TaeHyeong;Song, Jaeyoung;Park, Sul Gee;Park, Sang Hyun
    • Journal of Positioning, Navigation, and Timing
    • /
    • 제11권4호
    • /
    • pp.269-277
    • /
    • 2022
  • In this paper, we overview the system development status of the national maritime precise point positioning-real-time kinematic (PPP-RTK) service in Korea, also known as the Precise POsitioning and INTegrity monitoring (POINT) system. The development of the POINT service began in 2020, and the open service is scheduled to start in 2025. The architecture of the POINT system is composed of three provider-side facilities-a reference station, monitoring station, and central control station-and one user-side receiver platform. Here, we propose the detailed functionality of each component considering unidirectional broadcasting of augmentation data. To meet the centimeter-level user positioning accuracy in maritime coverage, new reference stations were installed. Each reference station operates with a dual receiver and dual antenna to reduce the risk of malfunctioning, which can deteriorate the availability of the POINT service. The initial experimental results of a testbed from corrections generated from the testbed network, including newly installed reference stations, are presented. The results show that the horizontal and vertical accuracies satisfy 2.63 cm and 5.77 cm, respectively. For the purpose of (near) real-time broadcasting of POINT correction data, we designed a correction message format including satellite orbit, satellite clock, satellite signal bias, ionospheric delay, tropospheric delay, and coordinate transformation parameters. The (near) real-time experimental setup utilizing (near) real-time processing of testbed network data and the designed message format are proposed for future testing and verification of the system.

Zero-Crossing 복조기를 위한 $0.5{\mu}m$ CMOS FM 라디오 수신기 (A $0.5{\mu}m$ CMOS FM Radio Receiver For Zero-Crossing Demodulator)

  • 김성웅;김영식
    • 대한전자공학회논문지SD
    • /
    • 제47권2호
    • /
    • pp.100-105
    • /
    • 2010
  • 본 논문에서는 Zero-Crossing 복조기에 적합한 88MHz에서 108MHz 대역 FM 라디오 수신기를 $0.5{\mu}m$ CMOS 공정을 이용하여 설계 및 제작하였다. 본 수신기는 Low-IF 구조를 기초로 설계되었으며, Low-Noise Amplifier (LNA), Down-Conversion Mixer, Phase locked loop (PLL), Low-pass filter (LPF), 비교기를 포함하는 RF/Analog 집적회로로 개발되었다. 측정결과 LNA와 Mixer를 포함하는 RF Block은 23.2dB의 변환 이득과 입력 PldB는 -14dBm였고 전체 잡음지수는 15 dB로 나타났다. IF단 LPF와 비교기를 포함하는 Analog Block은 89dB 이상의 전압 이득을 가지고, IC내부의 레지스터를 제어하여 600KHz에서 1.3MHz까지 100KHz 단위로 Passband 대역를 조절할 수 있도록 설계되었다. 설계된 수신기는 4.5V에서 동작하며, 전체 전류 소모는 15.3 mA로 68.85mW의 전력을 소모한다. 실험결과 성공적으로 FM 라디오 신호를 수신할 수 있었다.

An Asymmetric Key-Based Security Architecture for Wireless Sensor Networks

  • Haque, Md. Mokammel;Pathan, Al-Sakib Khan;Hong, Choong-Seon;Huh, Eui-Nam
    • KSII Transactions on Internet and Information Systems (TIIS)
    • /
    • 제2권5호
    • /
    • pp.265-277
    • /
    • 2008
  • In spite of previous common assumptions about the incompatibility of public key cryptography (PKC) schemes with wireless sensor networks (WSNs), recent works have shown that they can be utilized for such networks in some manner. The major challenge of employing a PKC-based scheme in a wireless sensor network is posed by the resource limitations of the tiny sensors. Considering this sensor feature, in this paper we propose an efficient PKC-based security architecture with relatively lower resource requirements than those of previously proposed PKC schemes for WSN. In addition, our scheme aims to provide robust security in the network. Our security architecture comprises two basic components; a key handshaking scheme based on simple, linear operations and the derivation of a decryption key by a receiver node. Our architecture enables node-to-base-station and node-to-node secure communications. Analysis and simulation results show that our proposed architecture ensures a good level of security for network communications, and can be effectively implemented with the limited computational, memory, and energy budgets of current-generation sensor nodes.

ADD 3.0 기반 전자전 소프트웨어의 계층적 아키텍처 연구 (Research on the Layered Architecture for Electronic Warfare System Software based on Attribute-Driven Design 3.0)

  • 이정우;김수진;허진혁;장효정;한진우
    • 한국군사과학기술학회지
    • /
    • 제27권2호
    • /
    • pp.247-255
    • /
    • 2024
  • Development of electronic warfare(EW) software has become increasingly challenging due to stricter regulations, shorter development cycles, and increased reliability testing. Consequently, software development often proceeds without proper architecture design, which can lead to missing critical quality requirements and potential system redesigns. In this study, we propose using Attribute-Driven Design(ADD) 3.0 to design software architecture specifically tailored for EW systems, enabling a more systematic approach to address quality requirements. The paper presents an overview of EW software and ADD 3.0 methodology, followed by an analysis of the architecture design results using static and dynamic views. The paper concludes by discussing the effectiveness of the proposed architecture design.

PIM-SM 정보 보안을 위한 멀티캐스트 그룹 키 관리 프로토콜 설계 (Design of Multicast Group Key Management Protocol for Information Security in PIM_SM)

  • 홍종준
    • 인터넷정보학회논문지
    • /
    • 제3권5호
    • /
    • pp.87-94
    • /
    • 2002
  • 본 논문에서는 PIM-SM 멀티캐스트 그룹 통신에서 사용자의 정보 보호를 위한 그룹 키 관리 프로토콜을 제안한다. 이는 PR에 멀티캐스트 그룹 키를 관리하는 키 관리자를 두어 송신사 고유의 그룹 키를 부여하고 데이터를 수신자에게 전송하기 이전에 RP는 인증된 수신자에게 송신자의 그룹 키를 전달한다. 송신자가 그룹 키로 암호화한 후 RP에게 전송을 하면 RP는 각 수신자에게 전송하고, 수신자는 미리 받은 송신자의 그룹 키로 데이터를 복호화 할 수 있다. 따라서 그룹 키에 의한 데이터 변환 작업이 불필요하여 데이터 전송 시간이 단축되며, 최소거리경로로의 변화에도 새로운 키 분배 없이 데이터 전송이 가능하다.

  • PDF