Parallel Processing Implementation of Discrete Hartley Transform using Systolic Array Processor Architecture (Systolic Array Processor Architecture를 이용한 Discrete Hartley Transform 의 병렬 처리 실행)
-
- Proceedings of the KIEE Conference
- /
- 1988.07a
- /
- pp.14-16
- /
- 1988