• 한국컴퓨터정보학회논문지
• /
• 제20권12호
• /
• pp.1-8
• /
• 2015

Wear leveling techniques have been studied to prolong the lifetime of NAND flash memory. Most of studies have used Program/Erase(P/E) cycles as wear index for wear leveling. Unfortunately, P/E cycles could not predict the real lifetime of NAND flash blocks. Therefore, these algorithms have the limited performance from prolonging the lifetime when applied to the SSD. In order to apply the real lifetime, wear leveling algorithms, which use raw Bit Error Rate(rBER) as wear index, have been studied in recent years. In this paper, we propose CrEWL(Cold data identification using raw Bit error rate in Wear Leveling), which uses rBER as wear index to apply to the real lifetime. The proposed wear leveling reduces an overhead of garbage collections by using HBSQ(Hot Block Sequence Queue) which identifies hot data. In order to reduce overhead of wear leveling, CrEWL does not perform wear leveling until rBER of the some blocks reaches a threshold value. We evaluate CrEWL in comparison with the previous studies under the traces having the different Hot/Cold rate, and the experimental results show that our wear leveling technique can reduce the overhead up to 41% and prolong the lifetime up to 72% compared with previous wear leveling techniques.

• ETRI Journal
• /
• 제35권1호
• /
• pp.166-169
• /
• 2013

In this letter, we propose a data randomization scheme for endurance and interference mitigation of deeply-scaled multilevel flash memory. We address the relationships between data patterns and the raw bit error rate. An on-chip pseudorandom generator composed of an address-based seed location decoder is developed and evaluated with respect to uniformity. Experiments performed with 2x-nm and 4x-nm NAND flash memory devices illustrate the effectiveness of our scheme. The results show that the error rate is reduced up to 86% compared to that of a conventional cycling scheme. Accordingly, the endurance phenomenon can be mitigated through analysis of interference that causes tech shrinkage.

• 한국항행학회논문지
• /
• 제20권4호
• /
• pp.321-328
• /
• 2016

일반적으로 MLC NAND 플래시 저장장치는 SLC NAND 플래시 기반의 장치에 비해 정보 신뢰성이 낮은 것으로 평가된다. MLC 플래시는 SLC 플래시 보다 약 1000배 이상의 RBER (raw bit error rate)을 갖는다고 평가되나 최근 Google 데이터 센터에서 수집된 결과로부터 수행된 연구를 통해 실제 RBER은 이보다 훨씬 낮은 것으로 확인되었다. 이런 연구 결과를 바탕으로 우리는 MLC 플래시의 여유 저장 공간과 SSD 내부에 존재하는 Firmware 층을 활용하여 하드웨어적 구조 복잡성의 증가 없이 정보 신뢰성을 향상시키는 방법인 IDDD (in drive data duplication) 방식을 고안하였고 실 측정결과와 계산을 통해 MLC 플래시의 정보 신뢰성이 SLC 플래시 대비 상당히 높아질 수 있음을 보였다. 우리가 연구한 총 48개 상황 중 44개의 상황에서 SLC 플래시의 RBER이 MLC 플래시보다 낮았음에도 불구하고 IDDD방식을 적용함으로써 48개의 모든 상황에서 MLC 플래시의 RBER이 SLC 플래시보다 낮으며, 43개의 상황에서 UBER (uncorrectable bit error rate) 또한 SLC 플래시 대비 낮음을 보였다.

• 한국광학회지
• /
• 제14권6호
• /
• pp.663-668
• /
• 2003

본 논문에서는 디스크형 기록매질에 이용될 수 있는 국소 홀로그램 기록방식을 연구하였다. 이 방식에서는 원통렌즈를 사용하여 기준빔을 얇은 두께로 집속하고, 그 집속된 곳에 신호빔을 쬐어 홀로그램을 기록한다. 기록매질을 기준빔의 스팟 크기보다 더 많이 이동시킴으로써 여러 개의 국소 홀로그램을 다중화한다. 국소 홀로그램 기록방식은 균일한 회절효율을 위하여 기록시간을 조절할 필요가 없다. 우리는 주어진 신호빔의 스팟 크기에 대해서 요구되는 최저의 기록매질 두께가 존재함을 보였다. Fe가 도핑된 2 mm 두께의 LiNbO$_3$광결정을 사용하여 데이터의 저장 및 복원 실험을 실행하였고, 20 bit/$\mu\textrm{m}$$^2$의 면적 저장밀도와 2.5${\times}$$10^{-3}$의 RBER(raw-bit error rate)을 얻었다.

• 전자공학회논문지
• /
• 제51권5호
• /
• pp.70-75
• /
• 2014

Super-RENS(super-resolution near-field structure) read-out 신호는 비선형 채널을 겪으면서 ISI(inter-symbol interference)의 영향으로 신호가 변형된다. 본 논문에서는 등화기의 측면에서 super-RENS 신호에 나타나는 비대칭성과 domain bloom 특성에 대해 살펴본다. Domain bloom은 광 레코드의 기록 과정에서 발생한다. 본 연구에서는 비대칭 심벌 변환 방식을 이용하여 비대칭 심벌들을 생성하며, 비선형 심벌과 선형 FIR(finite impulse response) 필터로 read-out 채널을 모델링한다. 이러한 비선형 채널의 등화는 채널의 선형 FIR 필터의 역필터를 찾은 다음 역필터로 등화된 신호를 심볼 변환 방식으로부터 전개된 결정 방식 테이블에 기초하여 판별하는 과정으로 진행된다. 제안하는 등화기를 raw BER(bit error ratio)의 관점에서 모의실험과 실제 super-RENS read-out 신호를 이용하여 분석하였다.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 2002년도 하계종합학술대회 논문집(1)
• /
• pp.283-286
• /
• 2002

For the satisfying performance of a oil lubricator, design of a oil controller for the system which meets the required specifications and its supporting hardware that keep their functioning is important. Among the hardware of a control system, oil system are most vulnerable to malfunction. Thus it is necessary to keep track of accurate and reliable oil readings for good fusion oil lubricator performance. In case of oil lubricator ,data loss, ssr trigger error faults, they are detected by examining the data system output values and the major values of the system, and then the faults are recognized by the analysis of symptoms of faults. If necessary electronic -sensor values are synthesized according to the types of faults, and then they are used for the controller instead of the raw data. In this paper, a fast-32bit cpu micorprocessor applied to the control of flexible link system with the sensor fault problems in the error module fer exact positioning to show the applicability. It is shown that the fusion oil lubricator can provide a satisfactory loop performance even when the sensor faults occure

• 천문학논총
• /
• 제29권3호
• /
• pp.45-52
• /
• 2014

This paper describes the development of algorithm for direct data transmission between Raw VLBI Data Buffer (RVDB) and Huge Capacity Data Server (HCDS) operated in Korea-Japan Correlation Center (KJCC). The transmitted data is the VLBI observation data, which is recorded at each radio telescope site, and the data transmitting rate is varying from 1 Gbps, in usual case, upto 8 Gbps. The developed algorithm for data transmission enables the direct data transmission between RVDB and HCDS through 10 Gbps optical network using VLBI Data Interchange Format (VDIF). Proposed method adopts the conventional UDP/IP protocol, but in order to prevent the loss of data during data transmission, the packet error monitoring and data re-transmission functions are newly designed. The VDIF specification and VDIFCP (VDIF Control Protocol) are used for the direct data transmission between RVDB and HCDS. To validate the developed algorithm for data transmission, we conducted the data transmission from RVDB to HCDS, and compared to the transmitted data with the original data bit by bit. We confirmed that the transmitted data is identical to the original data without any loss and it has been recovered well even if there were some packet losses.

• 대한전기학회:학술대회논문집
• /
• 대한전기학회 2002년도 하계학술대회 논문집 D
• /
• pp.2357-2360
• /
• 2002

For the satisfying performance of a oil lubricator, design of a oil controller for the system which meets the required specifications and its supporting hardware that keep their functioning is important. Among the hardware of a control system, oil system are most vulnerable to malfunction. Thus it is necessary to keep track of accurate and reliable oil readings for good fusion oil lubricator performance. In case of oil lubricator, data loss, ssr trigger error faults, they are detected by examining the data system output values and the major values of the system, and then the faults are recognized by the analysis of symptoms of faults. If necessary electronic-sensor values are synthesized according to the types of faults, and then they are used for the controller instead of the raw data. In this paper, a fast-32bit cpu microprocessor applied to the control of flexible link system with the sensor fault problems in the error modulo for exact positioning to show the applicability. It is shown that the fusion oil lubricator can provide a satisfactory loop performance even when the sensor faults occure.

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2002년도 춘계합동학술대회 논문집
• /
• pp.137-140
• /
• 2002

For the satisfying performance of a oil lubricator, design of a oil controller for the system which meets the required specifications and its supporting hardware that keep their functioning is important. Among the hardware of a control system, oil system are most vulnerable to malfunction. Thus it is necessary to keep track of accurate and reliable oil readings for good fusion oil lubricator performance. In case of oil lubricator, data loss, ssr trigger error faults, they are detected by examining the data system output values and the major values of the system, and then the faults are recognized by the analysis of symptoms of faults. If necessary electronic-sensor values are synthesized according to the types of faults, and then they are used for the controller instead of the raw data. In this paper, a fast-32bit cpu micorprocessor applied to the control of flexible link system with the sensor fault problems in the error module for exact positioning to show the applicability. It is shown that the fusion oil lubricator can provide a satisfactory loop performance even when the sensor faults occure

• 정보저장시스템학회논문집
• /
• 제1권2호
• /
• pp.155-160
• /
• 2005

In this paper, the channel decoder promising reliable data retrieving in noisy holographic channel has been developed for holographic WORM(write once read many) system. It covers various DSP(digital signal processing) blocks, such as align mark detector, adaptive channel equalizer, modulation decoder and ECC(error correction code) decoder. The specific schemes of DSP are designed to reduce the effect of noises in holographic WORM(H-WORM) system, particularly in prototype of DAEWOO electronics(DEPROTO). For real time data retrieving, the channel decoder is redesigned for FPGA(field programmable gate array) based hardware, where DSP blocks calculate in parallel sense with memory buffers between blocks and controllers for driving peripherals of FPGA. As an input source of the experiments, MPEG2 TS(transport stream) data was used and recorded to DEPROTO system. During retrieving, the CCD(charge coupled device), capturing device of DEPROTO, detects retrieved images and transmits signals of them to the FPGA of hardware channel decoder. Finally, the output data stream of the channel decoder was transferred to the MPEG decoding board for monitoring video signals. The experimental results showed the error corrected BER(bit error rate) of less than $10^{-9}$, from the raw BER of DEPROTO, about $10^{-3}$. With the developed hardware channel decoder, the real-time video demonstration was possible during the experiments. The operating clock of the FPGA was 60 MHz, of which speed was capable of decoding up to 120 mega channel bits per sec.