1 |
R. Micheloni, L. Crippa, and A. Marelli, "Inside NAND Flash Memories," Springer, 2010.
|
2 |
R.L. Galbraith and N.N. Heise, Method and Apparatus for Randomizing Data in a Direct Access Storage Device, USA Patent 4,993,029, Feb. 12, 1991.
|
3 |
R. Bez et al., "Introduction to Flash Memory," Proc. IEEE, vol. 91, no. 4, Apr. 2003, pp. 489-502.
DOI
ScienceOn
|
4 |
T.-H. Chen et al., "An Adaptive-Rate Error Correction Scheme for NAND Flash Memory," 27th IEEE VLSI Test Symp., May 2009, pp. 53-58.
|
5 |
H. Lee and E. Kim, "A Symbiotic Evolutionary Design of Error-Correcting Code with Minimal Power Consumption," ETRI J., vol. 30, no. 6, Dec. 2008.
|
6 |
W. Lee, J. Kim, and B. Yu, Soild State Disk and Input/Output Method, USA Patent 2009/0300372, 2009.
|
7 |
K. Park et al., "A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories," IEEE J. Solid-State Circuits, Apr. 2008, pp. 919-928.
|
8 |
K.-D Suh et al., "A 3.3 V 32Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme," ISSCC Tech. Dig., 1995, pp. 128-129.
|
9 |
C. Lee et al., "A 32-Gb MLC NAND-Flash Memory with Vth Endurance-Enhancing Schemes in 32nm CMOS," J. Solid-State Circuits, vol. 46, no. 1, Jan. 2011, pp. 97-106.
DOI
ScienceOn
|
10 |
H. Shiga and S. Fujimura, Nonvolatile Semiconductor Memory and Data Reading Method, USA Patent US2008/0239805, Oct. 2, 2008.
|
11 |
J. Cha, I. Kim, and S. Kang, "New Fault Detection Algorithm for Multi-level Cell Flash Memories," Asian Test Symp. (ATS), Nov. 2011, pp. 341-356.
|