• JSTS:Journal of Semiconductor Technology and Science
• /
• 제3권1호
• /
• pp.27-32
• /
• 2003

Highly reproducible side-wall process for the fabrication of the fine gate length as small as 40nm was developed. This process was utilized to fabricate 40nm InGaAs HEMTs with the 65% strained channel. With the usage of the dual $SiO_2$ and $SiN_x$ dielectric layers and the proper selection of the etching gas, the final gate length (Lg) was insensitive to the process conditions such as the dielectric over-etching time. From the microwave measurement up to 40GHz, extrapolated fT and fmax as high as 371 and 345 GHz were obtained, respectively. We believe that the developed side-wall process would be directly applicable to finer gate fabrication, if the initial line length is lessened below the l00nm range.

• JSTS:Journal of Semiconductor Technology and Science
• /
• 제8권3호
• /
• pp.251-263
• /
• 2008

In this paper, we report an analytical modeling and 2-D Synopsys Sentaurus TCAD simulation of ion implanted silicon carbide MESFETs. The model has been developed to obtain the threshold voltage, drain-source current, intrinsic parameters such as, gate capacitance, drain-source resistance and transconductance considering different fabrication parameters such as ion dose, ion energy, ion range and annealing effect parameters. The model is useful in determining the ion implantation fabrication parameters from the optimization of the active implanted channel thickness for different ion doses resulting in the desired pinch off voltage needed for high drain current and high breakdown voltage. The drain current of approximately 10 A obtained from the analytical model agrees well with that of the Synopsys Sentaurus TCAD simulation and the breakdown voltage approximately 85 V obtained from the TCAD simulation agrees well with published experimental results. The gate-to-source capacitance and gate-to-drain capacitance, drain-source resistance and trans-conductance were studied to understand the device frequency response. Cut off and maximum frequencies of approximately 10 GHz and 29 GHz respectively were obtained from Sentaurus TCAD and verified by the Smith's chart.

• Carbon letters
• /
• 제21권
• /
• pp.8-15
• /
• 2017

The thermoelectric Seebeck and Peltier effects of a single walled carbon nanotube (SWCNT) quantum dot nanodevice are investigated, taking into consideration a certain value of applied tensile strain and induced ac-field with frequency in the terahertz (THz) range. This device is modeled as a SWCNT quantum dot connected to metallic leads. These two metallic leads operate as a source and a drain. In this three-terminal device, the conducting substance is the gate electrode. Another metallic gate is used to govern the electrostatics and the switching of the carbon nanotube channel. The substances at the carbon nanotube quantum dot/metal contact are controlled by the back gate. Results show that both the Seebeck and Peltier coefficients have random oscillation as a function of gate voltage in the Coulomb blockade regime for all types of SWCNT quantum dots. Also, the values of both the Seebeck and Peltier coefficients are enhanced, mainly due to the induced tensile strain. Results show that the three types of SWCNT quantum dot are good thermoelectric nanodevices for energy harvesting (Seebeck effect) and good coolers for nanoelectronic devices (Peltier effect).

• 한국전기전자재료학회:학술대회논문집
• /
• 한국전기전자재료학회 2007년도 하계학술대회 논문집 Vol.8
• /
• pp.395-395
• /
• 2007

We report on the fabrication of soluble pentacene-based thin-film transistors (TFTs) that consist of $NiO_x$, poly-vinyl phenol (PVP), and Ni for the source-drain (SID) electrodes, gate dielectric, and gate electrode, respectively. The $NiO_x$ SID electrodes of which the work function is well matched to that of soluble pentacene are deposited on a soluble pentacenechannel by sputter deposited of NiO powder and show a moderately low but still effective transmittance of ~65% in the visible range along with a good sheet resistance of ${\sim}40{\Omega}/{\square}$. The maximum saturation current of our soluble pentacene-based TFT is about $15{\mu}A$ at a gate bias of -40showing a high field effect mobility of $0.06cm^2/Vs$ in the dark, and the on/off current ratio of our TFT is about $10^4$. It is concluded that jointly adopting $NiO_x$ for the S/D electrodes and PVP for gate dielectric realizes a high-quality soluble pentacene-based TFT.

• 대한산업공학회지
• /
• 제29권2호
• /
• pp.179-189
• /
• 2003

Gate poly-silicon critical dimension is a prime characteristic of a metal-oxide-semiconductor field effect transistor. It is important to achieve the uniformity of gate poly-silicon critical dimension in order that a semiconductor device has acceptable electrical test characteristics as well as a semiconductor wafer fabrication process has a competitive net-die-per-wafer yield. However, on gate poly-silicon critical dimension, the complexity associated with a semiconductor wafer fabrication process entails hierarchical variance components according to run-to-run, wafer-to-wafer and even die-to-die production unit changes. Specifically, estimates of the hierarchical variance components are required not only for disclosing dominant sources of the variation but also for testing the wafer-level uniformity. In this paper, two experimental designs, a two-stage nested design and a randomized complete block design are considered in order to estimate the hierarchical variance components. Since gate poly-silicon critical dimensions are collected from fixed die positions within wafers, a factor representing die positions can be regarded as fixed in linear statistical models for the designs. In this context, the two-stage nested design also checks the wafer-level uniformity taking all sampled runs into account. In more detail, using variance estimates derived from randomized complete block designs, Duncan's multiple range test examines the wafer-level uniformity for each run. Consequently, a framework presented in this study could provide guidelines to practitioners on estimating the hierarchical variance components and testing the wafer-level uniformity in parallel for any characteristics concerned in semiconductor wafer fabrication processes. Statistical analysis is illustrated for an experimental dataset from a real pilot semiconductor wafer fabrication process.

• 한국정보시스템학회지:정보시스템연구
• /
• 제15권3호
• /
• pp.187-211
• /
• 2006

As port competitiveness is becoming more important in the global market environment RFID (Radio Frequency Identification) Is also becoming a crucial enabler In implement efficient visible, secure and productive ports. However there Is a lack of practical validated RFID technology acceptance cases in the port logistics industry until now, even though various related projects have been undertaken. In this study, we applied 13.56MHz passive RFID readers, tags, and their applications into existing bar-code based gate systems to improve the port logistics process, and we analyzed results of a pilot test in economic and non-economic perspectives. The main purpose of this study is to develop the RFID based automatic gate passing system in container terminals, and is to validate its economic and non-economic feasibility. In order to accomplish the purpose of this study, first, we examined previous researches on RFID technology acceptance in the port logistics industry, second, we Identified and analyzed the business process of existing gate systems in container terminals, third, we build RFID gate systems with 13.56Mhz tags, readers, and its middle-ware, finally we tested the system and its performance. The results were successful and showed the feasibility of the system in real container terminal gates. Economic and non-economic contribution was confirmed. Although the system has technological limitations with short range passive type, we clearly identified its potential capability and its economic validity in the field, which are the implications of this study.

• 한국진공학회:학술대회논문집
• /
• 한국진공학회 2011년도 제40회 동계학술대회 초록집
• /
• pp.491-491
• /
• 2011

Transparent and flexible electronic devices that are light-weight, unbreakable, low power consumption, optically transparent, and mechanical flexible possibly have great potential in new applications of digital gadgets. Potential applications include transparent displays, heads-up display, sensor, and artificial skin. Recent reports on transparent and flexible field-effect transistors (tf-FETs) have focused on improving mechanical properties, optical transmittance, and performances. Most of tf-FET devices were fabricated with transparent oxide semiconductors which mechanical flexibility is limited. And, there have been no reports of transparent and flexible all-organic tf-FETs fabricated with organic semiconductor channel, gate dielectric, gate electrode, source/drain electrode, and encapsulation for sensor applications. We present the first demonstration of transparent, flexible all-organic sensor based on multifunctional organic FETs with organic semiconductor channel, gate dielectric, and electrodes having a capability of sensing infrared (IR) radiation and mechanical strain. The key component of our device design is to integrate the poly(vinylidene fluoride-triflouroethylene) (P(VDF-TrFE) co-polymer directly into transparent and flexible OFETs as a multi-functional dielectric layer, which has both piezoelectric and pyroelectric properties. The P(VDF-TrFE) co-polumer gate dielectric has a high sensitivity to the wavelength regime over 800 nm. In particular, wavelength variations of P(VDF-TrFE) molecules coincide with wavelength range of IR radiation from human body (7000 nm ~14000 nm) so that the devices are highly sensitive with IR radiation of human body. Devices were examined by measuring IR light response at different powers. After that, we continued to measure IR response under various bending radius. AC (alternating current) gate biasing method was used to separate the response of direct pyroelectric gate dielectric and other electrical parameters such as mobility, capacitance, and contact resistance. Experiment results demonstrate that the tf-OTFT with high sensitivity to IR radiation can be applied for IR sensors.

• 전자공학회논문지D
• /
• 제36D권11호
• /
• pp.56-62
• /
• 1999

Flash EEPROM에서 칩 전체나 또는 칩의 한 블록에 속에 있는 모든 셀들의 소거는 Fowler-Nordheim (FN) 터널링 방식을 사용하여 일괄적으로 수행되고 있다. 이러한 FN 터널링에 의한 소거는 self-limited 공정이 아니기 때문에 일부의 셀들이 심하게 과소거되는 문제가 자주 발생하고 있다. 본 논문에서는 이러한 과소거 문제를 해결하기 위한 부유게이트의 최적 도핑 농도에 관하여 연구하였다. 이러한 연구를 위하여 다양한 도핑 농도를 갖는 n-type MOSFET과 MOS 커패시터를 제작하였고, 이 소자들의 전기적인 특성들을 측정 및 분석하였다. 실험 결과, 부유게이트의 도핑 농도가 충분히 낮다면 ($1.3{\times}10^{18}/cm^3$ 이하) 과소거가 방지될 수 있음을 볼 수 있었다. 이는, 소거시 부유게이트에 저장되었던 전자들의 대부분이 빠져나가면 부유게이트에 공핍층이 형성되어 부유게이트와 소스 사이의 전압 차가 감소하고 따라서 소거가 자동적으로 멈추기 때문이라고 판단된다. 반면에 부유게이트의 도핑 농도가 너무 낮을 경우 ($1.3{\times}10^{17}/cm^3$ 이하)에는 문턱 전압과 gm의 균일도가 크게 나빠졌는데, 이는 부유게이트에서 segregation으로 인한 불순물의 불균일한 손실에 의한 것이로 판단된다. 결론적으로 Flash EEPROM에서 과소거 현상을 방지하고 균일한 문턱 전압과 gm을 갖기 위한 최적의 부유게이트의 도핑 농도는 $1.3{\times}10^{17}/cm^3$에서 $1.3{\times}10^{18}/cm^3$의 범위인 것으로 발견되었다.

• 전기학회논문지
• /
• 제62권2호
• /
• pp.257-263
• /
• 2013

In case of image observation equipments, CCTV for short distance visual field is usually installed and operated mostly as the means of crime-prevention. However, the extensive demand for monitoring problems in case of the increase in intelligent crimes and disasters has led to the necessity of the development of long-distance observation equipments embedded with Night View functions. In case of the Night View equipments, the relevant market is set up to be focused mostly on Thermal Observation Device(hereinafter, TOD), but some shortcomings such as the limitation of image visibility and excessive maintenance cost, etc. have actually caused the necessity of new long distance Night View equipment. Moreover there might follow lots of difficulties in long-distance visualization in the event that irregular reflection is generated by minute particles in the atmosphere such as fog, smog, and dust, etc. These factors are motivate the work presented in this study. Our study is aimed at the realization of Pulsed Laser Illuminator and newly proposed Range-Gated image acquisition technology. And also the implementation of Tracker for continuous trace of the objects of interest from the obtained sequence images.

• 대한전자공학회:학술대회논문집
• /
• 대한전자공학회 1998년도 추계종합학술대회 논문집
• /
• pp.319-322
• /
• 1998

A 20 GHz 2-stage MMIC (Monolithic Microwave Integrated Circuits) LNA(Low Noise Amplifiers) has been designed. The pHEMT with gate length of 1.15 um has been used to provide ultra low noise and high gain amplification. Series and Shunt feedback circuits were interted to ensured high stability over frequency range of DC to 60 GHz. The size of designed MMIC LNA is 2285um x 2000um(4.57mm2). The simulated noise figure of MMIC LNA is less than 1.7 dB over frequency range of 20 GHz to 21 GHz.