• Title/Summary/Keyword: Quantum Bit

Search Result 67, Processing Time 0.026 seconds

256-channel 1ks/s MCG Signal Acquisition System (256-channel 1 ksamples/sec 심자도 신호획득 시스템)

  • Lee, Dong-Ha;Yoo, Jae-Tack;Huh, Young
    • Proceedings of the KIEE Conference
    • /
    • 2004.11c
    • /
    • pp.538-540
    • /
    • 2004
  • Electrical currents generated by human heart activities create magnetic fields represented by MCG(MagnetoCardioGram). Since an MCG signal acquisition system requires precise and stable operation, the system adopts hundreds of SQUID(Superconducting QUantum Interface Device) sensors for signal acquisition. Such a system requires fast real-time data acquisition in a required sampling interval, i.e., 1 mili-second for each sensor. This paper presents designed hardware to acquire data from 256-channel analog signal with 1 ksamples/sec speed, using 12-bit 8-channel ADC devices, SPI interfaces, parallel interfaces, 8-bit microprocessors, and a DSP processor. We implemented SPI interface between ADCs and a microprocessor, parallel interfaces between microprocessors. Our result concludes that the data collection can be done in $168{\mu}sec$ time-interval for 256 SQUID sensors, which can be interpreted to 6 ksamples/sec speed.

  • PDF

Development of RSFQ Logic Circuits and Delay Time Considerations in Circuit Design (RSFQ 논리회로의 개발과 회로설계에 대한 지연시간 고려)

  • Kang, J.H.;Kim, J.Y.
    • Progress in Superconductivity
    • /
    • v.9 no.2
    • /
    • pp.157-161
    • /
    • 2008
  • Due to high speed operations and ultra low power consumptions RSFQ logic circuit is a very good candidate for future electronic device. The focus of the RSFQ circuit development has been on the advancement of analog-to-digital converters and microprocessors. Recent works on RSFQ ALU development showed the successful operation of an 1-bit block of ALU at 40 GHz. Recently, the study of an RSFQ analog-to-digital converter has been extended to the development of a single chip RF digital receiver. Compared to the voltage logic circuits, RSFQ circuits operate based on the pulse logic. This naturally leads the circuit structure of RSFQ circuit to be pipelined. Delay time on each pipelined stage determines the ultimate operating speed of the circuit. In simulations, a two junction Josephson transmission line's delay time was about 10 ps, a splitter's 14.5 ps, a switch's 13 ps, a half adder's 67 ps. Optimization of the 4-bit ALU circuit has been made with delay time consideration to operate comfortably at 10 GHz or above.

  • PDF

Implementation of high-speed parallel data transfer for MCG signal acquisition (심자도 신호 획득을 위한 고속 병렬 데이터 전송 구현)

  • Lee, Dong-Ha;Yoo, Jae-Tack
    • Proceedings of the Korean Institute of Electrical and Electronic Material Engineers Conference
    • /
    • 2004.11a
    • /
    • pp.444-447
    • /
    • 2004
  • A heart diagnosis system adopts hundreds of Superconducting Quantum Interface Device(SQUID) sensors for precision MCG(Magnetocardiogram) or MEG(Magnetoencephalogram) signal acquisitions. This system requires correct and real-time data acquisition from the sensors in a required sampling interval, i.e., 1 mili-second. This paper presents our hardware design and test results, to acquire data from 256 channel analog signal with 1-ksample/sec speed, using 12-bit 8-channel ADC devices, SPI interfaces, parallel interfaces, and 8-bit microprocessors. We chose to implement parallel data transfer between microprocessors as an effective way of achieving such data collection. Our result concludes that the data collection can be done in 250 ${\mu}sec$ time-interval.

  • PDF

Development of an RSFQ 4-bit ALU

  • Kim, J.Y.;Baek, S.H.;Kim, S.H.;Jung, K.R.;Lim, H.Y.;Park, J.H.;Kang, J.H.;Han, T.S.
    • 한국초전도학회:학술대회논문집
    • /
    • v.14
    • /
    • pp.55-55
    • /
    • 2004
  • PDF

Single Trace Side Channel Analysis on NTRUEncrypt Implementation (NTRUEncrypt에 대한 단일 파형 기반 전력 분석)

  • An, Soojung;Kim, Suhri;Jin, Sunghyun;Kim, HanBit;Kim, HeeSeok;Hong, Seokhie
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.28 no.5
    • /
    • pp.1089-1098
    • /
    • 2018
  • As the development of quantum computers becomes visible, the researches on post-quantum cryptography to alternate the present cryptography system have actively pursued. To substitute RSA and Elliptic Curve Cryptosystem, post-quantum cryptography must also consider side channel resistance in implementation. In this paper, we propose a side channel analysis on NTRU, based on the implementation made public in the NIST standardization. Unlike the previous analysis which exploits a thousands of traces, the proposed attack can recover the private key using a single power consumption trace. Our attack not only reduces the complexity of the attack but also gives more possibility to analyze a practical public key cryptosystem. Furthermore, we suggested the countermeasure against our attacks. Our countermeasure is much more efficient than existing implementation.

Novel Optical Thyristor for Free-Space Optical Interconnection (자유 공간 광 연결 구도에 적합한 새로운 구조의 광 Thyristor)

  • Lee, Jeong-Ho;Choi, Young-Wan
    • Journal of the Korean Institute of Telematics and Electronics D
    • /
    • v.36D no.6
    • /
    • pp.35-43
    • /
    • 1999
  • We propose and analyze novel optical thyristor which can be used in free-space optical interconnection(FSOI). Novel optical thyristors are fully depleted optical thyristors(DOTs) using bottom mirror and/or multiple quantum wells (MQW), thereby its switching characteristics can be improved significantly. We obtain switching characteristics using coupled junction model associated with current oriented method. Emission characteristics of the DOT are obtained using thin film characteristic matrix and van Roosbroeck-Shockley relation. Compared to the performance using conventional DOT, the optical switching energy is decreased by a factor of 0.43 and the bit-rate is increased by a factor of 1.61 when the DOT with MQW and bottom mirror is employed for FSOI.

  • PDF

Security Analysis on Multivariate Quadratic Based Digital Signatures Using Sparse Matrices (Sparse 구조의 다변수 이차식 기반 서명에 대한 안전성 분석)

  • Seong-Min Cho;Seung-Hyun Seo
    • Journal of the Korea Institute of Information Security & Cryptology
    • /
    • v.34 no.1
    • /
    • pp.1-9
    • /
    • 2024
  • Multivariate Quadratic (MQ)-based digital signature schemes have advantages such as ease of implementation and small signature sizes, making them promising candidates for post-quantum cryptography. To enhance the efficiency of such MQ-based digital signature schemes, utilizing sparse matrices have been proposed, including HiMQ, which has been standardized by Korean Telecommunications Technology Association standard. However, HiMQ shares a similar key structure with Rainbow, which is a representative MQ-based digital signature scheme and was broken by the MinRank attack proposed in 2022. While HiMQ was standardized by a TTA and recommended parameters were provided, these parameters were based on cryptanalysis as of 2020, without considering recent attacks. In this paper, we examine attacks applicable to MQ-based digital signatures, specifically targeting HiMQ, and perform a security analysis. The most effective attack against HiMQ is the combined attack, an improved version of the MinRank attack proposed in 2022, and none of the three recommended parameters satisfy the desired security strength. Furthermore, HiMQ-128 and HiMQ-160 do not meet the minimum security strength requirement of 128-bit security level.

Digital Logic Extraction from QCA Designs (QCA 설계에서 디지털 논리 자동 추출)

  • Oh, Youn-Bo;Kim, Kyo-Sun
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.46 no.1
    • /
    • pp.107-116
    • /
    • 2009
  • Quantum-dot Cellular Automata (QCA) is one of the most promising next generation nanoelectronic devices which will inherit the throne of CMOS which is the domineering implementation technology for large scale low power digital systems. In late 1990s, the basic operations of the QCA cell were already demonstrated on a hardware implementation. Also, design tools and simulators were developed. Nevertheless, its design technology is not quite ready for ultra large scale designs. This paper proposes a new approach which enables the QCA designs to inherit the verification methodologies and tools of CMOS designs, as well. First, a set of disciplinary rules strictly restrict the cell arrangement not to deviate from the predefined structures but to guarantee the deterministic digital behaviors is proposed. After the gate and interconnect structures of. the QCA design are identified, the signal integrity requirements including the input path balancing of majority gates, and the prevention of the noise amplification are checked. And then the digital logic is extracted and stored in the OpenAccess common engineering database which provides a connection to a large pool of CMOS design verification tools. Towards validating the proposed approach, we designed a 2-bit adder, a bit-serial adder, and an ALU bit-slice. For each design, the digital logic is extracted, translated into the Verilog net list, and then simulated using a commercial software.

Research Trend about Quantum Circuit Implementation for SHA2 (양자 회로 상에서의 SHA2 구현 동향)

  • Se-Jin, Lim;Kyung-Bae Jang;Yu-Jin Yang;Yu-Jin Oh;Hwa-Jeong Seo
    • Proceedings of the Korea Information Processing Society Conference
    • /
    • 2023.05a
    • /
    • pp.227-229
    • /
    • 2023
  • 양자컴퓨터는 큐비트(qubit)의 얽힘(entanglement)과 중첩(superposition) 성질을 통해 동시에 연산을 수행할 수 있어 고전컴퓨터에 비해 연산 속도가 획기적으로 빠르다. 전수조사 연산을 매우 빠르게 수행할 수 있는 양자 알고리즘인 Grover 알고리즘을 사용하면, n-bit 보안강도를 가지는 SHA2와 같은 해시함수를 n/2-bit 보안강도로 낮추게 되어 해시함수가 적용되는 분야의 보안을 위협하게 된다. 양자컴퓨터를 통한 해킹에는 많은 양자 자원이 요구되고, 안정적인 구동 환경이 갖춰져야 하기 때문에 실현되기 위해서는 아직까지 상당한 시간이 소요될 것으로 보인다. 이에 연구자들은 필요한 양자 자원을 최소화하는 효율적인 양자 공격 회로를 제시하며 연구를 수행하고 있다. 본 논문에서는 이러한 SHA2 해시함수에 대한 양자 회로 구현 동향에 대해 살펴본다.

Optimization of charge and multiplication layers of 20-Gbps InGaAs/InAlAs avalanche photodiode

  • Sim, Jae-Sik;Kim, Kisoo;Song, Minje;Kim, Sungil;Song, Minhyup
    • ETRI Journal
    • /
    • v.43 no.5
    • /
    • pp.916-922
    • /
    • 2021
  • We calculated the correlation between the doping concentration of the charge layer and the multiplication layer for separate absorption, grading, charge, and multiplication InGaAs/InAlAs avalanche photodiodes (APDs). For this purpose, a predictable program was developed according to the concentration and thickness of the charge layer and the multiplication layer. We also optimized the design, fabrication, and characteristics of an APD for 20 Gbps application. The punch-through voltage and breakdown voltage of the fabricated device were 10 V and 33 V, respectively, and it was confirmed that these almost matched the designed values. The 3-dB bandwidth of the APD was 10.4 GHz, and the bit rate was approximately 20.8 Gbps.