• Title/Summary/Keyword: Processing speed

Search Result 4,284, Processing Time 0.036 seconds

Measurement of Large-amplitude and Low-frequency Vibrations of Structures Using the Image Processing Method (영상 처리 방법을 이용한 구조물의 큰 변위 저주파 진동 계측)

  • Kim, Ki-Young;Kwak, Moon K.
    • Transactions of the Korean Society for Noise and Vibration Engineering
    • /
    • v.15 no.3 s.96
    • /
    • pp.329-333
    • /
    • 2005
  • This paper is concerned with the measurement of low-frequency vibrations of structures using the image processing method. To measure the vibrations visually, the measurement system consists of a camera, an image grabber board, and a computer. The specific target installed on the structure is used to calculate the vibration of structure. The captured image is then converted into a pixel-based data and then analyzed numerically. The limitation of the system depends on the image capturing speed and the size of image. In this paper, we propose the methodology for the vibration measurement using the image processing method. The method enables us to measure the displacement directly without any contact. The current resolution of the vibration measurement is limited to sub centimeter scale. However, the frequency bandwidth and resolution can be enhanced by a high-speed and high-resolution image processing system.

A Study on the Precision Hole Machiningof Pre Hardened Mould Steel (프리하든 금형강의 정밀 홀 가공에 관한 연구)

  • Lee, Seung-Chul;Cho, Gyu-Jae;Park, Jong-Nam
    • Journal of the Korean Society of Manufacturing Process Engineers
    • /
    • v.11 no.2
    • /
    • pp.98-104
    • /
    • 2012
  • In this paper, precision processing is carried out for the pre hardened steel(HRC 54), which is one of injection mould materials. Processing characteristics are estimated according to the number of tool cutting blade and roundness is observed by the 3-Dimensional measuring machine. The surface roughness affected by the wire electric discharge machining are measured. Cutting component force of STAVOX is the highest in condition of 2F processing because load per a blade of cutting tool is high. Especially, the difference in Fz is over 20N by cutting load. The slower spindle rotation speed and tool feed rate are, the better cutting component force is. The roundness of hole processed in condition of 4F is good because feed rate is able to be fast. When rotation speed is increased, the surface roughness is decreased. The surface roughness acquired in condition of 2F processing is higher about 50% than 4F processing.

DEVELOPMENT OF ROI PROCESSING SYSTEM USING QUICK LOOK IMAGE

  • Ahn, Sang-Il;Kim, Tae-Hoon;Kim, Tae-Young;Koo, In-Hoi
    • Proceedings of the KSRS Conference
    • /
    • 2007.10a
    • /
    • pp.526-529
    • /
    • 2007
  • Due to its inherent feature of high-resolution satellite, there is strong need in some specific area to minimize the processing time required to get a standard image on hand from downlink signal acquisition. However, in general image processing system, it takes considerable time to get image data up to certain level from raw data acquisition because the huge amount of data is dealt sequentially as input data. This paper introduces the high-speed image processing system which generates the image data only for the area selected by user. To achieve the high speed performance, this system includes Quick Look Image display function with sampling, ROI selection function, Image Line Index function, and Distributed processing function. The developed RPS was applied to KOMPSAT-2 320Mbps downlink channel and its effectiveness was successfully demonstrated. This feature to provide the image product very quickly is expected to promote the application of high resolution satellite image.

  • PDF

A Parallel Memory Suitable for SIMD Architecture Processing High-Definition Image Haze Removal in High-Speed (고화질 영상에서 고속 안개 제거를 위한 SIMD 구조에 적합한 병렬메모리)

  • Lee, Hyung
    • Journal of the Korea Society of Computer and Information
    • /
    • v.19 no.7
    • /
    • pp.9-16
    • /
    • 2014
  • Since the haze removal algorithm using dark channel prior was introduced, many researches for improving processing speed have been addressed even if it presented impressive results. Remarkable one is using median dark channel prior. Although it has been considered as a very attactive method, processing speed is as low as ever. So, a parallel memory model which is suitable for SIMD architecture processing haze removal on high-definition images in high-speed is introduced in this paper. The proposed parallel memory model allows to access n pixels simultaneously. It is also support stride 3, 5, 7, and 11 in order to execute convolution mask operations, e.g., median filter. The proposed parallel memory model can therefore support enough data bandwidth to process the algorithm using median dark channel prior in high-speed.

A study on the Cost-effective Architecture Design of High-speed Soft-decision Viterbi Decoder for Multi-band OFDM Systems (Multi-band OFDM 시스템용 고속 연판정 비터비 디코더의 효율적인 하드웨어 구조 설계에 관한 연구)

  • Lee, Seong-Joo
    • Journal of the Institute of Electronics Engineers of Korea SD
    • /
    • v.43 no.11 s.353
    • /
    • pp.90-97
    • /
    • 2006
  • In this paper, we present a cost-effective architecture of high-speed soft-decision Viterbi decoder for Multi-band OFDM(MB-OFDM) systems. In the design of modem for MB-OFDM systems, a parallel processing architecture is general]y used for the reliable hardware implementation, because the systems should support a very high-speed data rate of at most 480Mbps. A Viterbi decoder also should be designed by using a parallel processing structure and support a very high-speed data rate. Therefore, we present a optimized hardware architecture for 4-way parallel processing Viterbi decoder in this paper. In order to optimize the hardware of Viterbi decoder, we compare and analyze various ACS architectures and find the optimal one among them with respect to hardware complexity and operating frequency The Viterbi decoder with a optimal hardware architecture is designed and verified by using Verilog HDL, and synthesized into gate-level circuits with TSMC 0.13um library. In the synthesis results, we find that the Viterbi decoder contains about 280K gates and works properly at the speed required in MB-OFDM systems.

Design of Parallel Decimal Floating-Point Arithmetic Unit for High-speed Operations (고속 연산을 위한 병렬 구조의 십진 부동소수점 연산 장치 설계)

  • Yun, Hyoung-Kie;Moon, Dai-Tchul
    • Journal of the Korea Institute of Information and Communication Engineering
    • /
    • v.17 no.12
    • /
    • pp.2921-2926
    • /
    • 2013
  • In this paper, a decimal floating-point arithmetic unit(DFP) was proposed and redesigned to support high speed arithmetic operation employed parallel processing technique. The basic architecture of the proposed DFP was based on the L.K.Wang's DFP and improved it enabling high speed operation by parallel processing for two operands with same size of exponent. The proposed DFP was synthesized as a target device of xc2vp30-7ff896 using Xilinx ISE and verified by simulation using Flowrian tool of System Centroid co. Compared to L.K.Wang's DFP and reference [6]'s method, the proposed DFP improved data processing speed about 8.4% and 3% respectively in case of same input data.

High-speed simulation for fossil power plants uisng a parallel DSP system (병렬 DSP 시스템을 이용한 화력발전소 고속 시뮬레이션)

  • 박희준;김병국
    • Journal of the Korean Institute of Telematics and Electronics C
    • /
    • v.35C no.4
    • /
    • pp.38-49
    • /
    • 1998
  • A fossil power plant can be modeled by a lot of algebraic equations and differential equations. When we simulate a large, complicated fossil power plant by a computer such as workstation or PC, it takes much time until overall equations are completely calculated. Therefore, new processing systems which have high computing speed is ultimately needed for real-time or high-speed(faster than real-time) simulators. This paper presents an enhanced strategy in which high computing power can be provided by parallel processing of DSP processors with communication links. DSP system is designed for general purpose. Parallel DSP system can be easily expanded by just connecting new DSP modules to the system. General urpose DSP modules and a VME interface module was developed. New model and techniques for the task allocation are also presented which take into account the special characteristics of parallel I/O and computation. As a realistic cost function of task allocation, we suggested 'simulation period' which represents the period of simulation output intervals. Based on the development of parallel DSP system and realistic task allocation techniques, we cound achieve good efficiency of parallel processing and faster simulation speed than real-time.

  • PDF

EVALUATION OF BABY CORN SILK DETACHMENT SYSTEMS

  • Kunjara, Bharata;Ikeda, Yoshio;Nishizu, Takahisa
    • Proceedings of the Korean Society for Agricultural Machinery Conference
    • /
    • 1993.10a
    • /
    • pp.656-665
    • /
    • 1993
  • Two types of baby corn silk detachment systems called fixing and moving baby corn and based on applying frictional force on the silk were developed and evaluated. In the fixing mode the baby corn was fixed on a pin and a hollow frictional cylinder was moved concentrically and vertically along the baby corn towards the branch end. In the moving mode the baby corn was forced vertically towards the tip to pass through the same silk detachment cylinder. Traveling speeds of the detachment cylinder and the baby corn were 44.5 and 166.9 mm/s. In the fixing mode at silk moisture content of 91 % (w.b) silk detachment efficiencies at low and high speeds were 99.1 and 99.2%. The silk detachment efficiencies in the moving mode at low and high speeds were 96.6 and 98.5%. Damaged baby corn at low speed was less than at high speed in both modes. Minimum damage was nil in the fixing mode at low speed and the maximum was 47.5% in the moving mode at high speed. The damaged was due to ovaries r moval at the base near the joint between the baby corn and the branch.

  • PDF

Hydrogen Absorption Properties of Nanocrystalline Zr57V36Fe7 Getter alloy (나노결정형 Zr57V36Fe7 게터합금의 수소흡수특성)

  • Park Je-Shin;Suh Chang-Youl;Kim Won-Baek
    • Journal of Powder Materials
    • /
    • v.12 no.6 s.53
    • /
    • pp.433-440
    • /
    • 2005
  • The hydrogen sorption speed of $Zr_{57}V_{36}Fe_7$ nanocrystalline and amorphous alloys was evaluated at room temperature. Nanocrystalline alloys of $Zr_{57}V_{36}Fe_7$ were prepared by planetary ball milling. The hydrogen sorption speed of nanocrystalline alloys was higher than that of the amorphous alloy. The enhanced sorption speed of nanocrystalline alloys was explained in terms of surface oxygen stability which has been known to retard the activation of amorphous alloys. The retardation can be reduced by formation of nanocrystals, which results in the observed increase in sorption properties.

A High Speed IP Packet Forwarding Engine of ATM based Label Edge Routers for POS Interface (POS 정합을 위한 ATM 기반 레이블 에지 라우터의 고속 IP 패킷 포워딩 엔진)

  • 최병철;곽동용;이정태
    • The Journal of Korean Institute of Communications and Information Sciences
    • /
    • v.27 no.11C
    • /
    • pp.1171-1177
    • /
    • 2002
  • In this paper, we proposed a high speed IP(Internet Protocol) packet forwarding engine of ATM(Asynchronous Transfer Mode) based label edge routers for POS(Packet over SONET) interface. The forwarding engine uses TCAM(Ternary Content Addressable Memory) for high performance lookup processing of the packet received from POS interface. We have accomplished high speed IP packet forwarding in hardware by implementing the functions of high speed IP header Processing and lookup control into FPGA(Field Programmable Gate Array). The proposed forwarding engine has the functions of label edge routers as the lookup controller supports MPLS(Multiprotocol Label Switching) packet processing functionality.