Journal of the Institute of Electronics Engineers of Korea SD (대한전자공학회논문지SD)

The Institute of Electronics and Information Engineers (대한전자공학회)
권호 표지

A study on the Cost-effective Architecture Design of High-speed Soft-decision Viterbi Decoder for Multi-band OFDM Systems

Multi-band OFDM 시스템용 고속 연판정 비터비 디코더의 효율적인 하드웨어 구조 설계에 관한 연구

  • Lee, Seong-Joo (Department of Information and Communication Engineering, Sejong University)
  • 이성주 (세종대학교 정보통신공학과)
  • Published : 2006.11.25
Download PDF
⟨ Previous Next ⟩

Abstract

In this paper, we present a cost-effective architecture of high-speed soft-decision Viterbi decoder for Multi-band OFDM(MB-OFDM) systems. In the design of modem for MB-OFDM systems, a parallel processing architecture is general]y used for the reliable hardware implementation, because the systems should support a very high-speed data rate of at most 480Mbps. A Viterbi decoder also should be designed by using a parallel processing structure and support a very high-speed data rate. Therefore, we present a optimized hardware architecture for 4-way parallel processing Viterbi decoder in this paper. In order to optimize the hardware of Viterbi decoder, we compare and analyze various ACS architectures and find the optimal one among them with respect to hardware complexity and operating frequency The Viterbi decoder with a optimal hardware architecture is designed and verified by using Verilog HDL, and synthesized into gate-level circuits with TSMC 0.13um library. In the synthesis results, we find that the Viterbi decoder contains about 280K gates and works properly at the speed required in MB-OFDM systems.

본 논문에서는 Multi-band OFDM(MB-OFDM) 시스템에 적합한 고속 연판정 비터비 디코더의 효율적인 하드웨어 구조에 대해서 제시한다. MB-OFDM 시스템은 최대 480Mbps의 데이터 속도를 처리해야 하고 시스템 클럭으로 528MHz가 제공되기 때문에, 설계의 신뢰도를 향상시키기 위해 병렬처리 구조를 사용한다. 따라서, 비터비 디코더도 여러 개의 데이터를 동시에 처리하는 병렬처리 구조를 지원해야 하며, 또한 고속의 데이터를 처리하기 위한 하드웨어 구조를 사용해야 한다. 본 논문에서는 4-way 병렬처리에 적합하면서도 동시에 하드웨어 부담을 최소화할 수 있는 비터비 디코더의 하드웨어 구조를 제시한다. 이를 위해, 비터비 디코더의 핵심 기능블록이라 할 수 있는 ACS의 다양한 구조를 비교 및 분석하고 하드웨어와 동작속도 측면에서 가장 적합한 구조를 찾아내도록 한다. 최적의 하드웨어 구조로 설계된 비터비 디코더는 Verilog HDL로 설계 및 검증되었으며, 하드웨어 복잡도 및 동작속도 측정을 위해 TSMC 0.13um 공정으로 합성되었다. 합성결과, 제시된 구조는 약 280K 게이트로 구성되었으며 MB-OFDM 시스템이 요구하는 동작 주파수내에서 동작함을 확인하였다.

Keywords

References

  1. Marc Engles, 'Wireless OFDM Systems,' Kluwer Academic Publishers, 2002
  2. J. Heiskala and J. Terry, 'OFDM Wireless LANS: A Theoretical and Practical Guide,' Sams Publishing, 2001
  3. O. Edfors, M. Sandell, J. J. Van De Beek, S. K. Wilson and P. O. Borjession, 'OFDM channel estimation by Singular Value Decomposition,' pp.923-927, in Proc. of IEEE Vehicular Technology Conference, Altlanta, USA, April 1996
  4. S. Coleri, M. Ergen, A. Puri and A. Bahai, 'A Study of Channel Estimation in OFDM Systems,' pp.894-898, in Proc. of IEEE Vehicular Technology Conference, Vancouver, Canada, September 2002
  5. A. Batra et al., 'Multi-band OFDM Physical Layer Proposal for IEEE 802.15 Task Group 3a', IEEE P802.15-04/0493r1, Sept. 2004
  6. A. Batra, J. Balakrishnan, G.R. Aiello, J.R. Foerster, A. Dabak, 'Design of a Multiband OFDM System for Realistic UWB Channel Environments', IEEE Transactions on Microwave Theory and Techniques, vol. 52, issue 9, part 1, pp.2123-2138, Sept. 2004 https://doi.org/10.1109/TMTT.2004.834184
  7. Peter J. Black and Teresa H. Meng, 'A 140-Mb/s, 32-State, Radix-4 Viterbi Decoder,' IEEE Journal of Solid-State Circuits, Vol.27, No.12, pp.1877-1885, Dec. 1992 https://doi.org/10.1109/4.173118
  8. Fei Sun and Tong Zhang, 'Parallel High-Throughput Limited Search Trellis Decoder VLSI Design,' IEEE Transaction on Very Large Scale Integration Systems, Vol.13, No.9, pp.1013-1022, Sept. 2005 https://doi.org/10.1109/TVLSI.2005.857181
  9. AnhDinhand Xiao Hu, 'A Hardware-Efficient Technique to Implement a Trellis Code Modulation Decodr,' IEEE Transaction on Very Large 'Scale Integeration Systems, Vol.13, No.6, pp.745-750, June 2005 https://doi.org/10.1109/TVLSI.2005.848822
  10. Mark Anders, Sanu Mathew, Ram Krishnamurthy, Shekhar Borkar, 'A 54-state 2GHz 500Mbps 40mW Viterbi Accelerator in 90nm CMOS,' pp.174-175, in Proc. of Symposium on VLSI Circuits, Honolulu, USA, June 2004
  11. Gennady Feygin and P. G. Gulak, 'Architectural Tradeoffs for Survivor Sequence Memory Management in Viterbi Decoder,' IEEE Transactions on Communcations, Vol.41, No.3, pp.425-429, March 1993 https://doi.org/10.1109/26.221067
  12. Peter J. Black and Teresa H.Y.Meng, 'Hybrid Survivor Path Architecture for Viterbi Decoders,' pp.433-436, in Proc. of IEEE International Conference on Acoustics, Speech, and Signal Processing, Minneapolis, USA, April 1993